• SoC RTL Design Engineer

    Google (Sunnyvale, CA)
    …field, or equivalent practical experience. + 3 years of experience with RTL coding using Verilog/SystemVerilog. + Experience with industry-standard EDA tools for ... Tcl, Python or Perl). + Experience developing common library RTL modules and working on PCIe verification and bringup....role, you will join a team working on SoC-level RTL design for our data center accelerators. You will… more
    Google (04/23/25)
    - Save Job - Related Jobs - Block Source
  • Principal Software Engineer, RTL

    NVIDIA (Santa Clara, CA)
    …Engineer with particular interest in strategies and algorithms for large scale RTL quality, timing, and power optimization. Such optimization usually includes a mix ... of graph-based algorithms, AI, and feedback from RTL designers, so having experience relevant to each of...doing: + Invent new methods to enable parallel, graph-based RTL traversal, analysis, and manipulation. + Devise strategies for… more
    NVIDIA (04/15/25)
    - Save Job - Related Jobs - Block Source
  • Principal FPGA / Rtl Design Engineer

    Silvus Technologies (Irvine, CA)
    …of your career._ THE OPPORTUNITY Silvus is seeking a full-time Principal FPGA / RTL Design Engineer who will report to the Senior Engineering Director for Irvine and ... aimed at addressing challenging real-world communication needs. The Principal FPGA / RTL Design Engineer position will be based at Silvus' Irvine CA engineering… more
    Silvus Technologies (04/04/25)
    - Save Job - Related Jobs - Block Source
  • Principal CPU Systems Debug Architecture/…

    Qualcomm (Santa Clara, CA)
    …**General Summary:** We are hiring a talented engineer for CPU System Debug Architecture/ RTL engineer targeted for high performance, low power devices. In this role, ... Computer or Electrical Engineering with **15+ years** of CPU RTL or similar experience. * Thorough knowledge of microprocessor...as Perl or Python. **Roles and Responsibilities** As an Architect/ RTL engineer you will own or participate in the… more
    Qualcomm (04/20/25)
    - Save Job - Related Jobs - Block Source
  • Product Engineer - FPGA Rtl Synthesis

    Siemens (Fremont, CA)
    …Software Req ID: 461784 Company: Siemens EDA Job Title: Product Engineer - RTL Synthesis Job Reference #: 461784 Job Location: Wilsonville, OR, or Fremont, CA ... team member to help define, promote and deploy our RTL FPGA Synthesis solutions of our Precision product line....Synthesis solutions. College-level exposure to FPGA hardware design through RTL Synthesis and Place & Route is key. AMD/Xilinx… more
    Siemens (04/18/25)
    - Save Job - Related Jobs - Block Source
  • RTL Design Engineer - Design Engineering

    Micron Technology, Inc. (Atlanta, GA)
    …groundbreaking technology and growing upon your imagination and creativity. As a Principal RTL Design Engineer, you will be responsible for all aspects of DRAM ... digital IP design, from specification, RTL , verification, synthesis, lint, CDC, LEC, and static timing...document and deliver high performance, area and power efficient RTL to achieve design targets and specifications. + Analyze… more
    Micron Technology, Inc. (04/15/25)
    - Save Job - Related Jobs - Block Source
  • Senior RTL Analysis Methodology Engineer

    NVIDIA (Santa Clara, CA)
    …a diverse team creating NVIDIA's chip design methodology! We're responsible for the RTL CDC and RDC methodology for all of NVIDIA's semiconductor products. What ... be doing: + You will be part of NVIDIA's RTL analysis CAD team, responsible for developing flows, methodology,...deploy, and support state-of-the-art EDA tools and methodologies for RTL analysis. + Serve as an in-house EDA tools… more
    NVIDIA (02/14/25)
    - Save Job - Related Jobs - Block Source
  • RTL Design Engineer, Hardware Compute Group

    Amazon (Sunnyvale, CA)
    …Fire TV and Amazon Echo. What will you help us create? The Role: As an RTL Design Engineer, you will be part of an advanced architecture team that is exploring new ... will be responsible for defining the micro-architecture and implementing the corresponding RTL for advanced functional blocks. You will participate in the design… more
    Amazon (04/30/25)
    - Save Job - Related Jobs - Block Source
  • Senior Digital ( RTL ) Design Engineer

    Capgemini (San Francisco, CA)
    **Job Title: RTL Engineer** **Job Location:** **San Francisco CA** **Job Description** We are seeking Digital Design/ RTL Design engineer for our Full Time ... detailed block design from system requirements and evolving specifications. + Perform RTL coding, Lint checks, CDC tests, crafting timing constraint file, and work… more
    Capgemini (04/29/25)
    - Save Job - Related Jobs - Block Source
  • CPU Micro-architect/ RTL Designer (Multiple…

    Qualcomm (Santa Clara, CA)
    …this is where you come in. We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices. As a CPU Micro-architecture and ... RTL Design Engineer, you will work with chip architects...architectural research and arriving at a detailed specification. + RTL ownership. Development, assessment and refinement of RTL more
    Qualcomm (04/04/25)
    - Save Job - Related Jobs - Block Source
  • Sr. RTL Design Engineer, Hardware Compute…

    Amazon (Sunnyvale, CA)
    …TV and Amazon Echo. What will you help us create? The Role: As a Senior RTL Design Engineer, you will be part of an advanced architecture team that is exploring new ... will be responsible for defining the micro-architecture and implementing the corresponding RTL for advanced functional blocks. You will participate in the design… more
    Amazon (03/21/25)
    - Save Job - Related Jobs - Block Source
  • Senior ARM RTL Design - Architect

    Cadence Design Systems, Inc. (Austin, TX)
    …of technology. Cadence Solutions (North America) team is looking for an experienced RTL designer to contribute to architecture and design for next generation SoCs ... work with verification/validation team to create performance verification plan + RTL development + Support Verification teams. Support test bench development, review… more
    Cadence Design Systems, Inc. (03/17/25)
    - Save Job - Related Jobs - Block Source
  • CPU RTL Engineer

    Google (Austin, TX)
    …practical experience. + 3 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. + Experience ... with logic synthesis techniques to optimize RTL code, performance and power, and low-power design techniques....Contribute to CPU front-end designs, emphasizing on microarchitecture and RTL design for the next generation CPU. + Propose… more
    Google (04/16/25)
    - Save Job - Related Jobs - Block Source
  • RTL Design Engineer, University Graduate,…

    Google (Madison, WI)
    …experience. + Academic, educational, internship, or project experience with RTL coding and Verilog/SystemVerilog. Preferred qualifications: + Experience with digital ... clock control subsystem's design microarchitecture specifications. + Develop SystemVerilog RTL to implement logic for ASIC products according to...to create test plans to verify, and debug design RTL . + Work with physical design teams to ensure… more
    Google (03/15/25)
    - Save Job - Related Jobs - Block Source
  • Principal Software Engineer - RTL

    Siemens (Wilsonville, OR)
    …possible technical solutions to long-term technical issues. + Expertise in RTL languages (Verilog, System-Verilog, VHDL) will be required. + Solid experience ... in RTL -to- RTL manipulation and introspection software (Parsing, Design Elaboration, Logic synthesis, Editing, Pre and Post logic synthesis abstraction) + User… more
    Siemens (03/04/25)
    - Save Job - Related Jobs - Block Source
  • Senior CPU RTL Designer

    Google (Mountain View, CA)
    …practical experience. + 5 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. + Experience ... with logic synthesis techniques to optimize RTL code, performance and power as well as low-power...Contribute to CPU frontend designs, emphasizing on microarchitecture and RTL design for the next generation CPU. + Propose… more
    Google (03/04/25)
    - Save Job - Related Jobs - Block Source
  • CPU RTL Front End Designer

    Google (Portland, OR)
    …practical experience. + 3 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. + 3 years ... + Contribute to CPU frontend designs, with emphasis on microarchitecture and RTL design for the next generation CPU. + Propose performance enhancing… more
    Google (04/26/25)
    - Save Job - Related Jobs - Block Source
  • CPU RTL Design Engineer, University…

    Google (Mountain View, CA)
    …or equivalent practical experience. + Experience with digital logic design principles, RTL design concepts, and use of Verilog or SystemVerilog. + Experience with ... . + Contribute to CPU frontend designs, emphasizing on microarchitecture and RTL design for the next generation CPU. + Propose performance enhancing… more
    Google (03/13/25)
    - Save Job - Related Jobs - Block Source
  • TN Team Lead Residential ( Rtl )

    St John's Community Services (Martin, TN)
    TN TEAM LEAD RESIDENTIAL ( RTL )-Martin, TN Job Details Job Location Martin - Martin, TN Position Type Full Time Education Level High School Salary Range $18.31 Hourly ... Job Shift Multiple Job Category Nonprofit - Social Services Description Mission: To advance inclusive communities where every person, regardless of circumstances, has the right and opportunity to live their best life. Core Values: We believe each person… more
    St John's Community Services (03/29/25)
    - Save Job - Related Jobs - Block Source
  • DSP or Serdes RTL Lead Digital Design…

    Cadence Design Systems, Inc. (San Jose, CA)
    …but is not limited to: + Digital microarchitecture definition and documentation + RTL logic design, debug and functional verification + Strong background in DSP and ... algorithms is a plus. + Familiar with the PMA/PMD/PCS layers of the Ethernet protocol is a plus. + Understanding of digital architecture trade-offs for power, performance, and area + Understanding of proper handling of multiple asynchronous clock domains and… more
    Cadence Design Systems, Inc. (02/06/25)
    - Save Job - Related Jobs - Block Source