• Principal SOC /ASIC Physical Design…

    SpaceX (Sunnyvale, CA)
    Principal SOC /ASIC Physical Design Engineer ( Silicon Engineering) at SpaceX Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is ... ultimate goal of enabling human life on Mars. PRINCIPAL SOC /ASIC PHYSICAL DESIGN ENGINEER ( SILICON ...internet to millions of users worldwide. We design, build, test , and operate all parts of the system -… more
    SpaceX (05/17/24)
    - Save Job - Related Jobs - Block Source
  • SOC /ASIC Synthesis & Front-End STA…

    SpaceX (Sunnyvale, CA)
    SOC /ASIC Synthesis & Front-End STA Engineer ( Silicon Engineering) at SpaceX Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is ... on Mars. SOC /ASIC SYNTHESIS & FRONT-END STA ENGINEER ( SILICON ENGINEERING) At SpaceX we're leveraging...internet to millions of users worldwide. We design, build, test , and operate all parts of the system -… more
    SpaceX (05/09/24)
    - Save Job - Related Jobs - Block Source
  • ASIC and SoC System Level Test

    Google (Sunnyvale, CA)
    …goes into our cutting-edge data centers affecting millions of Google users. As an ASIC and SoC System Level Test Engineer , you will help to integrate SoC ... that power all of Google's services. As a Hardware Engineer , you design and build the systems that are...work with ASIC Architecture, Design, and Pre- silicon SoC Verification teams to define test methodologies… more
    Google (04/25/24)
    - Save Job - Related Jobs - Block Source
  • Senior Post Silicon Hardware…

    NVIDIA (Santa Clara, CA)
    …doing: + Develop and Qualify system level DFT features on our GPU's and SOC 's. Prototype DFT features on silicon , analyze return on investment, create/maintain ... intelligence. Make the choice to join us today. NVIDIA Silicon Solutions Group is seeking engineers to join our...in system test features for in field test . + Bringup experience with GPU/ SOC architecture… more
    NVIDIA (05/26/24)
    - Save Job - Related Jobs - Block Source
  • Sr. FPGA/ASIC Design Engineer

    SpaceX (Sunnyvale, CA)
    Sr. FPGA/ASIC Design Engineer ( Silicon Engineering) at SpaceX Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring the ... of enabling human life on Mars. SR. FPGA/ASIC DESIGN ENGINEER ( SILICON ENGINEERING) At SpaceX we're leveraging...internet to millions of users worldwide. We design, build, test , and operate all parts of the system -… more
    SpaceX (05/17/24)
    - Save Job - Related Jobs - Block Source
  • Machine Learning SoC Engineer

    Google (Sunnyvale, CA)
    …software and networking technologies that power all of Google's services. As a Hardware Engineer , you design and build the systems that are the heart of the world's ... development, bringup and qualification, deployment, and sustaining quality of our custom silicon . We plan and integrate complex hardware and software stacks and… more
    Google (05/21/24)
    - Save Job - Related Jobs - Block Source
  • SoC Device Driver Engineer , Machine…

    Amazon (Cupertino, CA)
    Description Custom silicon chips live at the heart of AWS Machine Learning servers, and our team builds the backend software to run these servers. We're looking for ... someone to lead our system-on-chip ( SoC ) driver software team and help us deliver at...maintain existing codebases throughout the device lifecycle - Continuously test and deploy your software stack to multiple internal… more
    Amazon (03/06/24)
    - Save Job - Related Jobs - Block Source
  • Design Verification Engineer

    Meta (Sunnyvale, CA)
    …distance, and even the rules of physics. **Required Skills:** Design Verification Engineer , Silicon Engineering (University Grad) Responsibilities: 1. Define and ... (AR). Compute power requirements of Augmented Reality require custom silicon . Meta RL Silicon team is driving...implement IP/ SoC verification plans, build verification test benches… more
    Meta (03/22/24)
    - Save Job - Related Jobs - Block Source
  • SOC Design Top Level Assembly Methodologies…

    NVIDIA (Santa Clara, CA)
    …enable efficient test pattern generation, application of these patterns on Silicon , failure analysis, and yield learning + Suggest and implement improvements and ... NVIDIA SOCD CAD team is looking for a top engineer with proven experience in hardware design and methodologies....be doing: + Be an integral part of the SOC Design team to develop and improve our RTL… more
    NVIDIA (05/10/24)
    - Save Job - Related Jobs - Block Source
  • SOC Verification and Methodology…

    Qualcomm (Santa Clara, CA)
    …use cases + Collaborate with architects, designers, SW Engineers, pre- and post- silicon verification teams to develop test plans, coverage closure and post- ... ASICS Engineering **General Summary:** We are looking for an ASIC Design Verification Engineer with strong CPU, ASIC design and verification fundamentals to work in… more
    Qualcomm (05/15/24)
    - Save Job - Related Jobs - Block Source
  • Sr. ASIC Design Engineer , DDR IP…

    SpaceX (Sunnyvale, CA)
    Sr. ASIC Design Engineer , DDR IP ( Silicon Engineering) at SpaceX Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring ... of enabling human life on Mars. SR. ASIC DESIGN ENGINEER , DDR IP ( SILICON ENGINEERING) At SpaceX...internet to millions of users worldwide. We design, build, test , and operate all parts of the system -… more
    SpaceX (03/29/24)
    - Save Job - Related Jobs - Block Source
  • Principal Silicon Validation…

    Cadence Design Systems, Inc. (San Jose, CA)
    …for IP activities including but not limited to Pre- Silicon integration and Post silicon bring-up and test support for the customers. This candidate will be ... + Responsible for supporting integration / customization / post silicon bring up of CDNS DDR IP subsystems. +...guidance to customers. + Support DDR PHY and controller SOC integration reviews, and integration questions. + Perform and… more
    Cadence Design Systems, Inc. (05/31/24)
    - Save Job - Related Jobs - Block Source
  • Product Engineering Manager - Silicon One

    Cisco (San Jose, CA)
    …plans and ensure smooth execution. This role requires prior experience as a Test / Product/ Q&R Engineer , bringing vital technical background to bear ... will join the Productization Team as the Manager taking Silicon One ASICS from proto to production. You will...experience * 8+ years of experience in the domain: SOC /VLSI/Mixed Signal IC bring-up, production and characterization test more
    Cisco (03/14/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Test Design Verification…

    Microsoft Corporation (Mountain View, CA)
    …where everyone can thrive at work and beyond. **Responsibilities** The SMPE Silicon Team is seeking a computer/electrical engineer to deliver premium-quality ... architecture, process technology, and product engineering teams to build solutions that deliver test strategy and successful Silicon bring up readiness. + Create… more
    Microsoft Corporation (05/23/24)
    - Save Job - Related Jobs - Block Source
  • Design Verification Engineer

    Meta (Sunnyvale, CA)
    …small scale research silicon to demonstrate and integrate advanced IP into SOC /ASIC solutions to enable in-system testing and prototyping. The goal is to de-risk ... Experience with embedded C FW/SW development for pre- silicon verification and post- silicon bringup. 18. Master's degree in Electrical Engineer or Computer … more
    Meta (03/22/24)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    Microsoft Corporation (Mountain View, CA)
    …collaborates across disciplines to produce cutting-edge technology that changes our world. Microsoft's Silicon team builds custom silicon for a diverse set of ... and augmented reality. We are looking for a **Senior Design Verification Engineer ** to work on leading-edge Intellectual Property (IP) development as part of… more
    Microsoft Corporation (05/24/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design Verification

    Meta (Menlo Park, CA)
    …ASIC Engineer , Design Verification Responsibilities: 1. Define and implement IP/ SoC verification plans, build verification test benches to enable ... SoC ) for data center applications.As a Design Verification Engineer , you will be part of a dynamic team...verification closure of a design module or sub-system from test -planning, UVM based test bench development to… more
    Meta (05/13/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design Verification

    Meta (Sunnyvale, CA)
    …ASIC Engineer , Design Verification Responsibilities: 1. Define and implement block/IP/ SoC verification plans, build verification test benches to enable ... SoC ) for data center applications.As a Design Verification Engineer , you will be part of a dynamic team...verification closure of a design module or sub-system from test -planning, UVM based test bench development to… more
    Meta (04/24/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design Verification

    Meta (Sunnyvale, CA)
    …ASIC Engineer , Design Verification Responsibilities: 1. Define and implement IP/ SoC verification plans, build verification test benches to enable ... SoC ) for data center applications.As a Design Verification Engineer , you will be part of a dynamic team...verification closure of a design module or sub-system from test -planning, UVM based test bench development to… more
    Meta (03/22/24)
    - Save Job - Related Jobs - Block Source
  • Senior DFT Engineer , Hardware Compute…

    Amazon (Sunnyvale, CA)
    …including design, verification, backend, test , reliability and more. As part of the SOC DFT team, you will: - Develop and implement DFT architecture - Design and ... test and debug patterns for high coverage on silicon - Review sign-off level timing closure using static...- Scripting (Perl/Tcl) - Experience in bringing up ATE test programs and taking complex SOC /ASIC to… more
    Amazon (05/05/24)
    - Save Job - Related Jobs - Block Source