• Hardware Engineer Intern - ASIC

    IBM (San Jose, CA)
    …+ Experience in ASIC or FPGA logic verification . + Strong FPGA / ASIC RTL logic design skills. + Experience with programming in C, C++ and ... write VHDL/Verilog modules for the AI Accelerator SoC and perform functional verification of design modules. You will be developing tests for functional logic … more
    IBM (09/18/24)
    - Save Job - Related Jobs - Block Source
  • SoC Design Architect

    Cadence Design Systems, Inc. (San Jose, CA)
    …team's workflows. Skills + Must have at least 4 years of experience in managing ASIC design , integration, or verification teams. + Must have expertise in ... verification . + Experience in using UVM for functional verification of ASIC designs. + Experience with...Cadence and Synopsys for design simulation and verification . + Extensive experience with FPGA emulation,… more
    Cadence Design Systems, Inc. (07/06/24)
    - Save Job - Related Jobs - Block Source
  • Senior FPGA / ASIC

    Cadence Design Systems, Inc. (San Jose, CA)
    …you is the most successful, collaborative, and fun team in the Electronic Design Automation industry. Key Qualifications + Must have a deep technical knowledge and ... understanding of digital and mixed-signal verification including logic simulation, formal property analysis, protocol ...+ 10+ years of professional experience in the electronic design environment + 7+ years of experience in pre-sales… more
    Cadence Design Systems, Inc. (09/24/24)
    - Save Job - Related Jobs - Block Source
  • Senior Principal Front End ASIC

    BAE Systems (San Jose, CA)
    …Engineering, Computer Engineering, or Computer Science + Proficient in Verilog language for Front End ASIC design , and related FPGA + Knowledge of ASIC ... chip designer who has strong proficiency in both + ASIC design - performing architecture design ,...verification methodologies (VCS simulator, UVM) + Proficient in ASIC / FPGA timing closure/area optimization techniques + Hands… more
    BAE Systems (09/18/24)
    - Save Job - Related Jobs - Block Source
  • Sr Architect - ASIC

    GE HealthCare (Palo Alto, CA)
    design teams, and Hardware Subsystem teams to help deliver mixed-signal and digital ASIC design solutions. The candidate will engage with module owners and ... associated demodulation, digital filtering, etc functional blocks) and digital ASIC design * Familiarity with System Verilog...to understand FPGA -based designs; familiar with transitioning FPGA solutions to ASIC * Scope and… more
    GE HealthCare (07/21/24)
    - Save Job - Related Jobs - Block Source
  • Technical Program Manager, ASIC

    Meta (Menlo Park, CA)
    **Summary:** Meta is seeking a Technical Program Manager with ASIC / FPGA design and development experience. This Technical Program Manager (TPM) will lead ... details to big picture 12. Experience in managing ASIC design flow (architecture, micro-architecture, RTL, Synthesis, functional verification , physical… more
    Meta (07/19/24)
    - Save Job - Related Jobs - Block Source
  • Director, ASIC Technical Program Management

    Cisco (San Jose, CA)
    …successful products. * Prior experience in managing ASIC design flow (architecture, micro-architecture, RTL, Synthesis, functional verification , physical ... ARE Cisco Silicon One is the center of Cisco's ASIC design and is driving the development...layout etc.) * Experience in pre-silicon testing with Emulation, FPGA , and post-silicon validation. WHY CISCO The Internet of… more
    Cisco (09/26/24)
    - Save Job - Related Jobs - Block Source
  • Senior Applications Engineer - DDR Design

    Cadence Design Systems, Inc. (San Jose, CA)
    …Experience on memory subsystem verification and/or performance analysis* Strong knowledge of ASIC flow, RTL design in Verilog, System Verilog and FPGA ... an impact on the world of technology. Senior Applications Engineer - DDR Design IPJob Location: San Jose, CAJob DescriptionThe Cadence IP team develops industry… more
    Cadence Design Systems, Inc. (09/17/24)
    - Save Job - Related Jobs - Block Source
  • Lead C++ Software Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …thesis in a relevant area. + Ideally you are a solid contributor in the FPGA or ASIC prototyping/synthesis/ verification space and have delivered great QoR on ... of super star engineers to develop our next generation FPGA based verification platform. Responsibilities: + Implement...flow for the platform with other engineers. + Write Design Specifications and Unit Tests for your code Position… more
    Cadence Design Systems, Inc. (07/03/24)
    - Save Job - Related Jobs - Block Source
  • M/Dmts -- FW Architect

    Micron Technology, Inc. (San Jose, CA)
    …Engage in modeling, firmware coding, simulation results analysis, failure analysis, ASIC / FPGA -based bring-up/debug, and documentation. + Conduct analysis of ... within controlled latency environments. + Proven understanding of firmware development, verification , system failure analysis, embedded systems design , and… more
    Micron Technology, Inc. (08/23/24)
    - Save Job - Related Jobs - Block Source
  • Software Engineer - Principal

    Siemens Digital Industries Software (Fremont, CA)
    …(RTL) code targeted for FPGAs (https://en.wikipedia.org/wiki/ FPGA ) and ASICs (https://en.wikipedia.org/wiki/Application-specific\_integrated\_circuit) . ... lead and improve upon current High-level synthesis and High-level verification solutions like PPA exploration and estimation, or orchestration...skills. **Technical Skills (Desirable) :** + Understanding of digital design for ASIC or FPGA .… more
    Siemens Digital Industries Software (09/07/24)
    - Save Job - Related Jobs - Block Source