• Amazon (San Francisco, CA)
    ASIC Test Engineer , Annapurna...working. Key Job Responsibilities Hardware development for probe, final test , system level test . Software ... and training workloads. We are seeking a mid‑career semiconductor test engineer with a background in classic...such a curious mindset and an urge to learn system architecture will greatly benefit you in this role.… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Amazon (San Francisco, CA)
    A leading technology company is seeking a mid-career ASIC Test Engineer to work within Annapurna Labs in San Francisco. The role involves hardware and ... software development to improve semiconductor test processes. Successful candidates will possess a Bachelor's degree in Electrical Engineering, and experience with… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Eridu Corporation (San Francisco, CA)
    …AI models. Today's AI performance is frequently limited by system -level bottlenecks. Eridu AI delivers multiple industry-first innovations across semiconductors, ... software, and systems to unlock greater GPU utilization, reduce capital and...Position Overview We are hiring multiple positions from Sr. Engineer to Principal Engineer . We are looking… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Apple Inc. (San Francisco, CA)
    Power ASIC Validation and Integration Engineer San...you will be expected to develop a high-quality comprehensive ASIC test plan, design ASIC ... Wireless world. Description We are looking for an applications engineer that is highly motivated to develop and integrate...You will also be responsible for supporting FW teams, silicon/ system architecture/design teams, and factory test teams… more
    job goal (01/12/26)
    - Save Job - Related Jobs - Block Source
  • SQL Pager LLC (San Jose, CA)
    …testbench development, and post silicon bring-up and validation Excellent knowledge of System Verilog and Verilog Experience in developing test benches using ... specifications / architectures / micro-architectures Define and review verification test plans Develop block level and chip level verification environments… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Hewlett Packard Enterprise Development LP (San Jose, CA)
    ASIC Engineer Sr StaffThis role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office.**Who We ... cutting-edge ASICs for next-generation networking platforms. We are looking for a seasoned**Design-for- Test (DFT) Engineer ** to join our team and contribute to… more
    job goal (01/12/26)
    - Save Job - Related Jobs - Block Source
  • Cadence Design Systems (San Jose, CA)
    A leading electronic design automation company in California seeks an experienced SoC/ ASIC Digital Design Engineer with a strong focus on Design for Test ... expertise in scan chain insertion, compression scan technologies, and automatic test pattern generation (ATPG), along with strong problem-solving skills and the… more
    job goal (01/12/26)
    - Save Job - Related Jobs - Block Source
  • Cornelis Networks, Inc. (San Jose, CA)
    System Verilog. Collaborate with verification engineers to create block- and system -level test plans to ensure comprehensive design coverage. Define timing ... HPC datacenters. Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and… more
    job goal (01/12/26)
    - Save Job - Related Jobs - Block Source
  • Broadcom Inc. (San Jose, CA)
    …leading semiconductor firm in California is seeking an experienced IC Verification Engineer to architect scalable Testbench environments. The role demands 10+ years ... in verification with proficiency in System Verilog and methodologies like UVM.... Verilog and methodologies like UVM. Candidates will drive test plans and debug regression failures while mentoring junior… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Cisco Systems (San Jose, CA)
    …to high volume manufacturing. Creative Hardware Engineering positions are available in: ASIC Design and Verification System /Board Design Circuit Board Layout ... Hardware Automation Validation and Test Signal Integrity Power Design Minimum Qualifications Currently enrolled...Familiarity with high-speed signal integrity, power electronics, or embedded system design. Knowledge of FPGA/ ASIC design flow… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Eridu Corporation (San Francisco, CA)
    …and integrate diagnostics into BSPs and BMC firmware for pre‑boot testing and system monitoring. Collaborate with ASIC teams to validate interfaces and protocols ... system engineering teams with diagnostic tools and procedures for production test . Qualifications Support manufacturing and system engineering teams with… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Eridu Corporation (San Francisco, CA)
    System Verilog, OVM/VMM/UVM) with a strong understanding of ASIC Design and Verification flow. Experience with functional coverage, gate/timing/power ... AI models. Today's AI performance is frequently limited by system -level bottlenecks. Eridu AI delivers multiple industry-first innovations across semiconductors,… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Cisco Systems (San Jose, CA)
    …to large volume manufacturing. Creative Hardware Engineering positions available in: ASIC Design and Verification System /Board Design Circuit Board Layout ... Hardware Automation, Validation and Test Signal Integrity Power Design Minimum Qualifications Currently enrolled...major Proficient experience in hardware engineering areas such as ASIC Design and Verification, System /Board Design, Circuit… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • FLIR Systems, Inc. (Milpitas, CA)
    Staff Logic Design Engineer page is loaded## Staff Logic Design Engineerlocations: US - Milpitas, CAtime type: Full timeposted on: Posted 3 Days Agojob requisition ... LeCroy**Teledyne LeCroy is a global leader in protocol analysis and test solutions for high-speed serial data communications. Our high-speed protocol analyzers… more
    job goal (01/12/26)
    - Save Job - Related Jobs - Block Source
  • Analog Group (San Jose, CA)
    The Sr. Digital Design Engineer candidate must have demonstrated success in digital design & verification/infrastructure development for digital FPGAs/ASICs. Other ... to support pre/post-silicon design validation and support Design/ATE/Application & Systems group. Company products include: switching regulators, sensors, motor… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Cadence Design Systems (San Jose, CA)
    …impact on the world of technology.**We are looking for SoC/ ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and ... in scan chain insertion, compression scan technologies, memory built-in self- test (MBIST) and automatic test pattern generation...ASIC Digital Design with focus on Design for Test (DFT)* Should possess intimate knowledge of DFT insertion… more
    job goal (01/12/26)
    - Save Job - Related Jobs - Block Source
  • Cisco Systems (San Jose, CA)
    …cross‑functional teams, working together to ensure the successful verification of the ASIC throughout its lifecycle. Operating at the forefront of technology, we ... professionalism meets impact Your Impact: We are seeking a Post‑Silicon Validation Engineer with an interest in software ‑oriented hardware validation, to support… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Advanced Micro Devices (San Jose, CA)
    …performance and implementation quality Preferred Experience Proficient in IP level ASIC verification Expert in Verilog, System Verilog, Object Oriented ... AMD together we advance_ The Role As a verification engineer in the AECG Group, you will help bring...to understand the new features to be verified Develop test plan documentation, accounting for interactions with other features,… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source
  • Medium (San Jose, CA)
    …architectures. Partition designs and justify tradeoffs across HW/FW/SW; collaborate with ASIC /SoC, digital design, verification, board, and systems teams. Bring ... strategies, and rollback. Performance/power profiling and optimization on constrained systems . Python/CMake/Yocto or build/ test tooling for automation and… more
    job goal (01/12/26)
    - Save Job - Related Jobs - Block Source
  • Eridu Corporation (San Francisco, CA)
    …AI models. Today's AI performance is frequently limited by system -level bottlenecks. Eridu AI delivers multiple industry-first innovations across semiconductors, ... software, and systems to unlock greater GPU utilization, reduce capital and...contact lens). Position Overview We are seeking an RTL Engineer to help define and implement our industry‑leading Networking… more
    job goal (01/13/26)
    - Save Job - Related Jobs - Block Source