• Lead C++ Software Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …life depends on. We are a global electronic design automation company, providing software , hardware, and intellectual property to design advanced ... C++ software engineer to join the Protium Software Development Team to d evelop and...and enhancements in C/C++ based code to implement the software stack for the FPGA based platform… more
    Cadence Design Systems, Inc. (12/30/25)
    - Save Job - Related Jobs - Block Source
  • FPGA Senior Design Engineer

    Cisco (Milpitas, CA)
    …requirements. + IP Integration: Integrate and verify internal and third-party Intellectual Property ( IP ) cores, such as high-speed memory controllers ... This pivotal role requires an individual who can own the end-to-end FPGA development process for critical, next-generation products, mentor junior staff,… more
    Cisco (01/07/26)
    - Save Job - Related Jobs - Block Source
  • Senior Applications Engineer - DDR Design…

    Cadence Design Systems, Inc. (San Jose, CA)
    …life depends on. We are a global electronic design automation company, providing software , hardware, and intellectual property to design advanced ... DDR Design IPJob Location: San Jose, CAJob DescriptionThe Cadence IP team develops industry leading IPs that enable customers...the benefit of both technical growth and business skill development . You will be part of the Technical Field… more
    Cadence Design Systems, Inc. (01/10/26)
    - Save Job - Related Jobs - Block Source
  • Lead Applications Engineer - DDR Design IP

    Cadence Design Systems, Inc. (San Jose, CA)
    …life depends on. We are a global electronic design automation company, providing software , hardware, and intellectual property to design advanced ... to win opportunities . Performance evaluations of Cadence memory IP and development of related infrastructure ....and/or performance analysis . Knowledge of System Verilog and FPGA design . Knowledge of AXI, DFI and MIPI… more
    Cadence Design Systems, Inc. (01/02/26)
    - Save Job - Related Jobs - Block Source
  • FPGA Design Engineer

    Applied Materials (Santa Clara, CA)
    …**Key Responsibilities** ** FPGA & Zynq Development ** * Design and implement FPGA logic using Vivado, IP Integrator, and Vitis. * Develop RTL modules in ... VHDL/Verilog for Zynq PL or Xilinx FPGA . * Build and integrate custom IP ...Embedded HW or related field. * Strong experience with development of Xilinx Zynq UltraScale+ and FPGA .… more
    Applied Materials (11/27/25)
    - Save Job - Related Jobs - Block Source
  • Senior Principal Emulation Design Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …life depends on. We are a global electronic design automation company, providing software , hardware, and intellectual property to design advanced ... bit accuracy + Enable bare-metal driver validation and early software stack development in emulation + Collaborate with architecture, IP , verification, and … more
    Cadence Design Systems, Inc. (11/18/25)
    - Save Job - Related Jobs - Block Source
  • Lead Application Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …life depends on. We are a global electronic design automation company, providing software , hardware, and intellectual property to design advanced ... FPGA prototypingExperience with multiple clock domains and asynchronous interfacesKnowledge of the FPGA development process & tool flow from RTL to bitstream… more
    Cadence Design Systems, Inc. (12/04/25)
    - Save Job - Related Jobs - Block Source
  • Software Engineer I

    Cadence Design Systems, Inc. (San Jose, CA)
    …life depends on. We are a global electronic design automation company, providing software , hardware, and intellectual property to design advanced ... position is a highly visible function to bridge and gate -keep the full integration, validation, and characterization of ASIC,...validation, and characterization of ASIC, HW/PCB, SW, FW, and FPGA subsystems in the whole development cycle.… more
    Cadence Design Systems, Inc. (01/07/26)
    - Save Job - Related Jobs - Block Source
  • DSP or Serdes RTL Sr Principal Digital Design…

    Cadence Design Systems, Inc. (San Jose, CA)
    …logic and debug skills. Engineering expertise in mixed-signal IP development procedures and Ethernet connectivity protocol knowledge are also strongly ... life depends on. We are a global electronic design automation company, providing software , hardware, and intellectual property to design advanced… more
    Cadence Design Systems, Inc. (10/17/25)
    - Save Job - Related Jobs - Block Source
  • Application Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …life depends on. We are a global electronic design automation company, providing software , hardware, and intellectual property to design advanced ... semiconductor and system companies to deploy Cadence's market leading emulation and FPGA prototyping platforms, Palladium and Protium. In this customer facing role… more
    Cadence Design Systems, Inc. (12/10/25)
    - Save Job - Related Jobs - Block Source
  • Principal Digital Engineer

    Renesas (San Jose, CA)
    IP selection, partitioning of hardware/firmware, RTL design, verification, FPGA prototyping, DFT, and IC qualification. **Responsibilities:** + Chip architecture, ... be working on architecting/designing our embedded processor system, related peripheral IP , and mixed-signal design. The design scope includes embedded MCUs, volatile… more
    Renesas (12/23/25)
    - Save Job - Related Jobs - Block Source
  • Staff Logic Design Engineer

    Teledyne (Milpitas, CA)
    …paths and control logic optimized for latency, bandwidth, and resource efficiency. + ** FPGA Development ** + Target high-end FPGAs (Xilinx Versal, Intel Agilex); ... protocol capture, analysis, and emulation. You'll work on FPGA -based systems that decode and analyze High speed protocols...P&R, timing closure, and resource optimization. + Integrate PCIe IP cores, DMA engines, and custom protocol more
    Teledyne (11/18/25)
    - Save Job - Related Jobs - Block Source
  • Design Verification Engineer

    Broadcom (San Jose, CA)
    …embedded IP , is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team ... responsible for state-of-the-art subsystem development to meet customer requirements. The engineer will be...a strong plus. + Experience working with Emulators and FPGA based prototyping is a plus. + Familiarity with… more
    Broadcom (11/20/25)
    - Save Job - Related Jobs - Block Source
  • IC Design Engineer

    Broadcom (San Jose, CA)
    …**Job Description:** **Job Description: IC Design Engineer** + Participate in IP level architectural definition including micro-architecture definition + Perform RTL ... issues in the design + Collaborate with verification team on test plan development , debugging, and coverage closure + Collaborate with physical design team on… more
    Broadcom (11/18/25)
    - Save Job - Related Jobs - Block Source