• Senior ASIC Physical

    NVIDIA (Santa Clara, CA)
    …work, to amplify human inventiveness and intelligence. We are now looking for a motivated ASIC Physical Design Engineer to join our dynamic and growing team. ... inventiveness and intelligence. What you'll be doing: + Drive next generation physical design work to achieve best in class PPA for high-performance designs, eg… more
    NVIDIA (04/09/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Physical

    NVIDIA (Santa Clara, CA)
    …timing paths through ECOs including crosstalk and noise analysis. + Expertise in physical design and optimization eg, placement, routing, cell sizing, buffering, ... work, to amplify human inventiveness and intelligence. We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to… more
    NVIDIA (06/10/25)
    - Save Job - Related Jobs - Block Source
  • ASIC FPGA Design and Verification…

    The Boeing Company (Mountain View, CA)
    …and tools from block-level micro-architecture, through HDL coding, and physical design realization (through gate-level netlists for ASIC designs) + Integrate ... Weapons Systems has an exciting opportunity for multiple ** ASIC and/or FPGA Design and Verification Engineers** (Experienced, Lead, or Senior ) to join us as… more
    The Boeing Company (05/24/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Floorplan Design

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Floorplan Design Engineer! NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the ... and floorplan improvement opportunities + Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and … more
    NVIDIA (05/13/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design

    Cisco (San Jose, CA)
    …You will work with outstanding talent and vast ASIC development expertise in design , DV, DFT, physical design , and post-silicon validation The team ... customer shipments. What You'll Do * You will participate in the ASIC design verification for Cisco high-end switching products. * Development of simulation… more
    Cisco (06/04/25)
    - Save Job - Related Jobs - Block Source
  • Sr. SOC/ ASIC Physical Design

    SpaceX (Sunnyvale, CA)
    Sr. SOC/ ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA Apply SpaceX was founded under the belief that a future where humanity is out ... ultimate goal of enabling human life on Mars. SR. SOC/ ASIC PHYSICAL DESIGN ENGINEER (SILICON...and weekends as needed COMPENSATION AND BENEFITS: Pay range: Physical Design Engineer/ Senior : $170,000.00 -… more
    SpaceX (04/15/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    Cisco (San Jose, CA)
    …to address design bugs and close code coverage. * Work closely with the physical design team to close design timing and place-and-route issues. * Triage, ... Bachelor's Degree in Electrical or Computer Engineering with 7+ years of ASIC design experience or Master's Degree in Electrical or Computer Engineering with 4+… more
    Cisco (06/05/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's leading SoC's and GPU's. This position offers the ... synthesis/timing clean design while working with the physical design team to ensure a routable...Systems design . + A deep understanding of ASIC design flow including RTL design more
    NVIDIA (05/02/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design

    Palo Alto Networks (Santa Clara, CA)
    …equivalent military experience required - MSEE preferred + Minimum 7 years experience in ASIC design verification + Demonstrated success in taking ASIC ... is to create an environment where we all win with precision. **Your Career** As a Design Verification engineer on the ASIC team, you will ensure that the ASICs… more
    Palo Alto Networks (06/06/25)
    - Save Job - Related Jobs - Block Source
  • Sr Principal ASIC Design Engineer…

    Palo Alto Networks (Santa Clara, CA)
    …will provide technical leadership, collaborate extensively with world-class verification and physical design engineers to hit aggressive performance, power, and ... less experienced team members. This role requires a deep technical background in ASIC design for networking applications and the ability to independently drive… more
    Palo Alto Networks (06/06/25)
    - Save Job - Related Jobs - Block Source
  • Sr Director, ASIC Engineering

    Palo Alto Networks (Santa Clara, CA)
    …management for networking IP and backend + Technical expertise on the entire ASIC design flow-architecture, logic design , RTL coding, verification, FPGA ... with precision. **Your Career** We are looking for a Senior Director of ASIC Engineering to manage...10+ year industrial experience + Minimum of 10 years ASIC design /verification and 5 years of … more
    Palo Alto Networks (05/13/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Power Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Power Engineer! NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our ... in SystemVerilog or similar HDL + Solid understanding of physical design and VLSI + Good communication...want to hear from you. Come, join our GPU ASIC team and help build the real-time, cost-effective computing… more
    NVIDIA (04/23/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Timing Engineer

    NVIDIA (Santa Clara, CA)
    … tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior ASIC Timing Engineer to join our dynamic and growing team! If you ... or Computer Engineering or equivalent experience. + 8+ years experience in Physical design /Timing. + Experience in full-chip/sub-chip Static Timing Analysis… more
    NVIDIA (06/10/25)
    - Save Job - Related Jobs - Block Source
  • Senior High-Performance ASIC Timing…

    NVIDIA (Santa Clara, CA)
    …5+ years' experience or MS (or equivalent experience) with 3+ years' experience in ASIC Design and Timing + Hands-on experience in STA tools, ECO implementation, ... to collaborate with cross-functional teams. + Strong understanding of timing and physical design fundamentals Ways to stand out from the crowd: + Familiarity… more
    NVIDIA (03/25/25)
    - Save Job - Related Jobs - Block Source
  • Senior Signal Integrity Engineer (Hardware)

    Palo Alto Networks (Santa Clara, CA)
    …to validate critical interfaces. Within the Hardware team, you collaborate closely with Board Design , ASIC Design , PCB Layout, and Validation Test. You will ... Component Engineers. **Your Impact** + Collaborate with a cross-functional team including: ASIC , Board design , PCB layout, Operations supply base management,… more
    Palo Alto Networks (03/29/25)
    - Save Job - Related Jobs - Block Source
  • Senior Mask Design Engineer…

    NVIDIA (Santa Clara, CA)
    …you looking for a Mask layout Design Engineer role? We are looking for a Senior Mask Layout Design Engineer! Someone who is excited to join a growing and ... high-speed mixed-signal circuit designs. What you'll be doing: + Performing physical layout for mixed-signal functions like PLL's, high speed SerDes, Analog… more
    NVIDIA (04/24/25)
    - Save Job - Related Jobs - Block Source
  • Senior Mask Layout Design Engineer

    NVIDIA (Santa Clara, CA)
    Are you interested in joining our Dynamic team? If yes, We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing group ... to amplify human creativity and intelligence. What you'll be doing: + Perform physical layout for mixed-signal functions like PLL's, high speed I/O circuits, general… more
    NVIDIA (04/13/25)
    - Save Job - Related Jobs - Block Source
  • Senior Mask Design Engineer…

    NVIDIA (Santa Clara, CA)
    …creativity and intelligence. We would love to hear from you! We are looking for a Senior Mask Layout Design Engineer, someone who is excited to join a growing ... high-speed mixed-signal circuit designs. What you'll be doing: + Performing physical layout for mixed-signal functions like PLL's, high speed SerDes, Analog… more
    NVIDIA (04/17/25)
    - Save Job - Related Jobs - Block Source
  • Senior E/E & Semiconductor Engineer…

    Capgemini (San Jose, CA)
    …data structures, and algorithms. The ideal candidate will have experience in ASIC design and development within Linux-based environments. Proficiency in version ... structures and algorithms to solve complex problems. + Support ASIC design and verification processes. + Develop...digital and software to support the convergence of the physical and digital worlds. Coupled with the capabilities of… more
    Capgemini (03/22/25)
    - Save Job - Related Jobs - Block Source
  • Senior Emulation Power Engineer

    NVIDIA (Santa Clara, CA)
    …Team, you will collaborate with Architects, Performance Engineers, Software Engineers, ASIC Design Engineers, Product teams and Physical Design teams to ... We are looking for a Senior Emulation Power Engineer! NVIDIA prides in having...power design . + Familiarity with Verilog and ASIC design principles, including knowledge of Power… more
    NVIDIA (05/29/25)
    - Save Job - Related Jobs - Block Source