• Sr . SOC / ASIC

    SpaceX (Sunnyvale, CA)
    Sr . SOC / ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA Apply SpaceX was founded under the belief that a future where humanity is out ... the ultimate goal of enabling human life on Mars. SR . SOC / ASIC PHYSICAL ...and weekends as needed COMPENSATION AND BENEFITS: Pay range: Physical Design Engineer/ Senior : $170,000.00 - $230,000.00/per year… more
    SpaceX (04/15/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Floorplan Design…

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Floorplan Design Engineer! NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world's ... leading SoC 's and GPU's. This position offers you a unique...opportunities + Solve timing and routing congestion issues with physical and ASIC design teams by influencing… more
    NVIDIA (05/13/25)
    - Save Job - Related Jobs - Block Source
  • Sr SOC Physical Design…

    Amazon (Sunnyvale, CA)
    …with the RTL/Arch. Teams Basic Qualifications - BS in EE/CS - 7+ years in ASIC Physical Design from RTL-to-GDSII in FINFET technologies such as 5nm/7nm, 14/16nm ... that is powering the latest generation of Echo devices is looking for a Sr . Physical Design Engineer to continue to innovate on behalf of our customers. We are… more
    Amazon (06/05/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's leading SoC 's and GPU's. This position offers the ... Deliver a synthesis/timing clean design while working with the physical design team to ensure a routable and physically...and Digital Systems design. + A deep understanding of ASIC design flow including RTL design, verification, logic synthesis,… more
    NVIDIA (05/02/25)
    - Save Job - Related Jobs - Block Source
  • Senior High-Performance ASIC Timing…

    NVIDIA (Santa Clara, CA)
    …plans for NVIDIA's next generation of high-performance IPs for CPU, GPU and SOC designs. + Owning static timing analysis and convergence of high-performance designs. ... MS (or equivalent experience) with 3+ years' experience in ASIC Design and Timing + Hands-on experience in STA...with cross-functional teams. + Strong understanding of timing and physical design fundamentals Ways to stand out from the… more
    NVIDIA (03/25/25)
    - Save Job - Related Jobs - Block Source
  • Sr . HBM PHY Expert, Annapurna Labs

    Amazon (Cupertino, CA)
    …validation of AWS next generation ML Chips, Cards and server integration. As a senior member of our platform development team, you will have the outstanding and ... data in the fleet. Key job responsibilities As a senior member of the team, you will join a...the life A day in the life of an ASIC Engineer on the AWS Organization team focuses on… more
    Amazon (06/06/25)
    - Save Job - Related Jobs - Block Source
  • Senior Silicon Engineer

    Microsoft Corporation (Santa Clara, CA)
    …in your career. **Responsibilities** + Lead key components of functional validation of complex ASIC SOC using UVM/C test bench + Perform pre-silicon SoC ... are looking for passionate, high-energy engineers to help achieve that mission. As a Senior Silicon Engineer - ASIC verification in the Data Processing Unit team… more
    Microsoft Corporation (05/08/25)
    - Save Job - Related Jobs - Block Source
  • AE Director, Serdes Design IPs

    Cadence Design Systems, Inc. (San Jose, CA)
    …team of skilled engineers and working with customers to develop solutions for their System/ ASIC / SoC designs using the Cadence Serdes IP portfolio. This is a ... pre-sales role. It is perfect for someone who has System/ ASIC / SoC design experience and great interpersonal and communication skills and is committed to the… more
    Cadence Design Systems, Inc. (06/04/25)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    Qualcomm (Santa Clara, CA)
    …plans and the functional verification on hardware at the IP, sub-system, SoC and system/architecture level for wireless and wired technologies using an ... called SystemVerilog in an OVM or UVM verification environment. Perform Physical and/or Mac Layer verification in developing the methodology architectural components… more
    Qualcomm (06/13/25)
    - Save Job - Related Jobs - Block Source
  • RF/Analog IC Design Engineer

    Qualcomm (Santa Clara, CA)
    …Define, design and develop complex radio frequency integrated circuits in complex SoC 's and discrete RFIC's. Perform radio signal path and circuit topology analysis ... wireless products (eg, LNA's, PLL's) and 4+ years of ASIC design, verification, or related work experience. OR Master's...of work experience in a role requiring interaction with senior leadership (eg, Director and above). **Principal Duties and… more
    Qualcomm (05/29/25)
    - Save Job - Related Jobs - Block Source
  • Director, Technical Standards - RISC-V Hardware

    Qualcomm (Santa Clara, CA)
    …and experience is a must. Debug and Trace, Reliability Availability Serviceability, SOC IP, bus, cache coherency, interrupt, system firmware and kernel knowledge are ... processor core and system compliance certification, modeling and verification. Additionally, physical design and government affairs background is a plus. **Minimum… more
    Qualcomm (06/13/25)
    - Save Job - Related Jobs - Block Source