• Hawaiian Electric (Honolulu, HI)
    Wildfire Mitigation Planning Engineer / Senior Wildfire Mitigation Planning Engineer - Oahu Date:Oct 27, 2025 Location: Honolulu, Hawaii (HI), US, 96813 ... seeks to fill at either the Wildfire Mitigation Planning Engineer or Senior Wildfire Mitigation Planning ...on the ongoing development of the WSS. + Develops methodology to apply risk-informed analysis to ensure cost-effective risk… more
    DirectEmployers Association (10/28/25)
    - Save Job - Related Jobs - Block Source
  • Senior Timing Methodology

    NVIDIA (Santa Clara, CA)
    …our life's work, to amplify human inventiveness and intelligence. We are seeking an innovative Senior Timing Methodology Engineer to help drive sign-off ... IR drop etc. + Collaborate with technology leads, VLSI physical design, and timing engineers to define and deploy the most sophisticated strategies of signing off… more
    NVIDIA (11/20/25)
    - Save Job - Related Jobs - Block Source
  • Senior Timing Methodology

    NVIDIA (Santa Clara, CA)
    …our life's work, to amplify human inventiveness and intelligence. We are seeking an innovative Senior Timing Methodology Engineer to help drive sign-off ... an ideal role. What You'll Be Doing: + Develop Timing sign-off flows, constraints and QOR metrics for custom...using standard cells and custom designs. + Validating the timing of custom circuit design using NanoTime and various… more
    NVIDIA (11/20/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Test Timing

    NVIDIA (Santa Clara, CA)
    …work, to amplify human inventiveness and intelligence. We are now looking for a motivated Senior ASIC Test Timing Engineer to join our dynamic and growing ... as ECO implementation + Apply knowledge and experience to improve timing convergence flows working with the methodology teams. What we need to see: + BS (or… more
    NVIDIA (10/07/25)
    - Save Job - Related Jobs - Block Source
  • Senior Timing CAD Engineer

    NVIDIA (Santa Clara, CA)
    …our life's work, to amplify human inventiveness and intelligence. NVIDIA's ASIC-PD Methodology organization is driving the next generation of AI-assisted timing ... closure across multi-billion transistor chips. We are seeking an Applied AI Engineer to lead end-to-end solution development - spanning data generation, model… more
    NVIDIA (11/15/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Physical Design…

    NVIDIA (Santa Clara, CA)
    …to amplify human inventiveness and intelligence. We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to ... with multiple teams. + Apply knowledge and experience to improve timing convergence flows working with the methodology teams. What we need to see: + BS (or… more
    NVIDIA (11/22/25)
    - Save Job - Related Jobs - Block Source
  • Senior Custom Timing Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a motivated Senior Custom Timing Engineer to join our dynamic and growing Circuit Solutions Group! If you are looking for a ... performance and reliability of Nvidia's next generation products. + Develop timing models and methodology for custom macro design at transistor level along with… more
    NVIDIA (09/20/25)
    - Save Job - Related Jobs - Block Source
  • Senior Methodology Engineer

    NVIDIA (Santa Clara, CA)
    …how you can make a lasting impact on the world! We are currently looking for a Senior Methodology Engineer to develop and support our CAD tooling in our ... equivalent experience + 3+ years of experience in VLSI CAD flows and methodology + Timing closure and STA tool experience required + Good programming skills in… more
    NVIDIA (10/21/25)
    - Save Job - Related Jobs - Block Source
  • Senior Physical Design Methodology

    NVIDIA (Santa Clara, CA)
    …work, to amplify human inventiveness and intelligence. NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer (s) to join our ... for chip floorplan, power and clock distribution, chip assembly and P&R, timing analysis and closure, power and noise analysis and back-end verification across… more
    NVIDIA (11/19/25)
    - Save Job - Related Jobs - Block Source
  • Senior Design for Debug Architect…

    NVIDIA (Santa Clara, CA)
    …are now looking for a Senior Design for Debug (DFD) Architect and Methodology Engineer ! NVIDIA is seeking a DFD Architect to implement hardware and software ... understanding of ASIC design flow including RTL design, verification, logic synthesis, timing analysis and bringup. + Strong interpersonal skills and an excellent… more
    NVIDIA (09/10/25)
    - Save Job - Related Jobs - Block Source
  • Senior Physical Design Methodology

    NVIDIA (Santa Clara, CA)
    …floorplanning and chip assembly, power and clock distribution, power and area optimization, timing , IR and EM analysis and closure + Work with internal and external ... partners to drive tool and methodology improvements to deliver best-in-class PPA solutions across all...methods and techniques + Strong background in STA, extraction, timing and RC correlation + Good understanding of design… more
    NVIDIA (11/19/25)
    - Save Job - Related Jobs - Block Source
  • Senior Post-Silicon Validation…

    NVIDIA (Santa Clara, CA)
    …complex challenges across diverse industries. NVIDIA Silicon Solutions Group is seeking a versatile engineer to be part of the HW ArchDev team. The SSG team is ... equivalent. + Strong fundamentals in digital design, system and microarchitecture, timing , clocking, power, noise, and control systems; Deep understanding of… more
    NVIDIA (09/12/25)
    - Save Job - Related Jobs - Block Source
  • Sr. SOC/ASIC Physical Design Methodology

    SpaceX (Sunnyvale, CA)
    Sr. SOC/ASIC Physical Design Methodology /CAD Engineer (Silicon Engineering) Sunnyvale, CA Apply SpaceX was founded under the belief that a future where humanity ... goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN METHODOLOGY /CAD ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience… more
    SpaceX (11/18/25)
    - Save Job - Related Jobs - Block Source
  • Senior Reliability Engineer

    GE HealthCare (Waukesha, WI)
    **Job Description Summary** The Senior Reliability engineer will be an integral part of the central DFR (Design for Reliability) program team within the STO org ... support the development and deployment of the standard GEHC DFR methodology applying relevant reliability concepts, processes, standards, and tools. Activities… more
    GE HealthCare (10/28/25)
    - Save Job - Related Jobs - Block Source
  • Senior Video ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior Video ASIC Design Engineer ! NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 ... additions and roadmap. + Work with the ASIC team to drive design methodology to continuously improve design quality and engineer efficiency, including leveraging… more
    NVIDIA (10/15/25)
    - Save Job - Related Jobs - Block Source
  • Senior FPGA/ASIC Engineer (Onsite)

    RTX Corporation (Cedar Rapids, IA)
    …position is for a highly experienced, highly motivated Electrical or Computer Engineer that will be involved in the design, implementation, verification and ... of high-performance ASICs, FPGAs, and SoPCs for Collins Avionics solutions. As an engineer in this organization, you will be employing best practice design and… more
    RTX Corporation (10/30/25)
    - Save Job - Related Jobs - Block Source
  • Senior NVH Development Engineer

    BorgWarner Inc. (Auburn Hills, MI)
    …to apply and share your experience and skills with us. POSITION SUMMARY The Senior NVH Development Engineer is responsible for leading and supporting noise and ... components (transfer cases, gearboxes, couplings, disconnect systems) and engine sub-system components ( timing drive, variable cam timing systems). This NVH role… more
    BorgWarner Inc. (11/01/25)
    - Save Job - Related Jobs - Block Source
  • Senior Signal and Power Integrity…

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior Signal & Power Integrity Engineer ! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 ... SI models using data from lab measurements and/or modelling tool/ methodology updates. + Substrate and board layout SI guidelines...such as Ansys2D. + Familiarity with a system level timing or loss budget including silicon, package and board… more
    NVIDIA (10/10/25)
    - Save Job - Related Jobs - Block Source
  • Senior Signal and Power Integrity…

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior Signal & Power Integrity Engineer ! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 ... SI models using data from lab measurements and/or modelling tool/ methodology updates. + Substrate and board layout SI guidelines...such as Ansys2D. + Familiarity with a system level timing or loss budget including silicon, package and board… more
    NVIDIA (09/09/25)
    - Save Job - Related Jobs - Block Source
  • Senior Test/Validation Engineer

    Caterpillar, Inc. (Mossville, IL)
    …building a better world, so we can all enjoy living in it. The Senior Validation/Test Engineer role is with the Caterpillar Electrification + Energy Solutions ... Compares and contrasts alternative testing methodologies and tools. * Matches testing methodology and tools to product being tested; develops test scenarios and… more
    Caterpillar, Inc. (11/11/25)
    - Save Job - Related Jobs - Block Source