• CPU Cache Subsystem Design Manager

    Google (Portland, OR)
    CPU memory subsystem design. + 10 years of experience in high-performance CPU , cache subsystem or AI accelerator logic/ RTL design including microarchitecture ... related field, or equivalent practical experience. + Experience with front - end quality checks (eg, Lint, CDC/RDC, Synthesis,...design and integration into SoC, emphasizing on microarchitecture and RTL design for the next generation CPU more
    Google (07/02/25)
    - Save Job - Related Jobs - Block Source
  • CPU DV Infrastructure Engineer

    Qualcomm (Austin, TX)
    …various cross functional teams and external vendors. Collaborate with both CAD and front - end design teams in productizing solutions to enable faster and more ... **Company:** Qualcomm Technologies, Inc. **Job Area:** Engineering Group, Engineering Group > CPU Engineering **General Summary:** As a CPU DV Infrastructure… more
    Qualcomm (07/16/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer - Hardware

    NVIDIA (Santa Clara, CA)
    …to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the ... The clocks team interacts with the floor-planning and back end team to help craft the physical floorplan of...+ Together with other team members, we deliver clock RTL information to GPU, CPU and SOC… more
    NVIDIA (07/29/25)
    - Save Job - Related Jobs - Block Source
  • Senior Hardware Engineer - Micro-Architect

    quadric.io, Inc (Burlingame, CA)
    …Ph.D. in Electrical or Computer Engineering with a minimum of five years of CPU /GPU/ASIC front - end design + Proficiency in SystemC, SystemVerilog, or Verilog ... by understanding its applications + Own microarchitecture definition & RTL implementation of the processor in SystemC or SystemVerilog...+ Contribute to timing closure through full product cycle ( front end , back- end , tapeout) Requirements:… more
    quadric.io, Inc (06/09/25)
    - Save Job - Related Jobs - Block Source
  • Physical Design Methodology Engineer

    quadric.io, Inc (Burlingame, CA)
    CPU /GPU/ASIC implementation + Proficiency in TCL scripting + Proficiency in chip front - end and back- end implementation tools such as Design Compiler, ... process nodes. Responsibilities + Develop Quadric processor IP implementation scripts from RTL to GDS across multiple advanced process nodes. + Preform test chip… more
    quadric.io, Inc (06/09/25)
    - Save Job - Related Jobs - Block Source