• ASIC Engineer , Design

    Meta (Austin, TX)
    …first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and implement IP /SoC verification plans, ... **Summary:** Meta is hiring ASIC Design Verification Engineer ...organization. We are looking for individuals with experience in Design Verification to build IP and System… more
    Meta (09/23/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Austin, TX)
    …first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and implement IP /SoC verification plans, ... **Summary:** Meta is hiring ASIC Design Verification Engineer ...organization. We are looking for individuals with experience in Design Verification to build IP and System… more
    Meta (09/23/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Sunnyvale, CA)
    …a first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and implement block/ IP /System on Chip ... **Summary:** Meta is hiring ASIC Design Verification Engineer ...organization. We are looking for individuals with experience in Design Verification to build IP and System… more
    Meta (09/04/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Sunnyvale, CA)
    …as machine learning, video transcoding and network acceleration. **Required Skills:** ASIC Engineer , Design Responsibilities: 1. Architecture exploration ... **Summary:** Meta is hiring ASIC Design Engineers within our Infrastructure...2. Micro-architecture development 3. Soft and hard IP identification, selection and integration. Collaboration with verification and… more
    Meta (08/01/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Sunnyvale, CA)
    …complex SoC and IP for data center applications. **Required Skills:** ASIC Engineer , Design Responsibilities: 1. Architecture exploration 2. ... **Summary:** Meta is hiring ASIC Design Engineers within our Infrastructure...Verilog, System Verilog and HLS 4. Soft and hard IP identification, selection and integration 5. Collaboration with verification… more
    Meta (08/01/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Network…

    Meta (Sunnyvale, CA)
    …silicon success. **Required Skills:** ASIC Engineer , Network Design Verification Responsibilities: 1. Define and implement IP /SoC verification plans, ... **Summary:** Meta is hiring ASIC Design Verification Engineer ...organization. We are looking for individuals with experience in Design Verification to build IP and System… more
    Meta (09/30/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Physical…

    Meta (Austin, TX)
    …on Chip (SoC) and IP for data center applications. **Required Skills:** ASIC Engineer , Physical Design Responsibilities: 1. Develop and own physical ... 3. Deliver physical design of an end-to-end IP or integration of ASIC /SoC design...to $203,000/year + bonus + equity + benefits **Industry:** Internet **Equal Opportunity:** Meta is proud to be an… more
    Meta (08/29/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , IP

    Google (Mountain View, CA)
    ASIC Engineer , IP Design , Silicon _corporate_fare_ Google _place_ Mountain View, CA, USA **Mid** Experience driving progress, solving problems, and ... with an emphasis on computer architecture. + 10 years of industry experience with IP design . + Experience with methodologies for low power estimation, timing… more
    Google (10/03/25)
    - Save Job - Related Jobs - Block Source
  • ASIC /FPGA Design Engineer

    L3Harris (Camden, NJ)
    …air, land, sea and cyber domains in the interest of national security. Job Title: ASIC /FPGA Design Engineer (SMES) Job Code: 26283 Job Location: Camden, NJ ... Engineering Staff (SMES) will be part of the key ASIC /FPGA design team, responsible for the delivery...architectures, on ASICs/Xilinx Zynq/MPSOC class FPGAs, with hands on design /debug with Ethernet, TCP/ IP protocols. L3Harris has… more
    L3Harris (07/23/25)
    - Save Job - Related Jobs - Block Source
  • Sr. ASIC Design Engineer

    Amazon (Austin, TX)
    design quality and making the right trade-offs. Key job responsibilities As an ASIC Design Engineer , you will: * Develop and implement high-performance, ... rapid integration of emergent technologies. We're looking for an ASIC Design Eengineer to help us trail-blaze...innovate, explore new solutions, and contribute to the company's intellectual property through patents About the team… more
    Amazon (09/13/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    Arrow Electronics (San Jose, CA)
    **Position:** Senior ASIC Design Engineer (eInfochips Inc) **Job Description:** **What candidate will Be Doing:** + Map multi-million gate SoC designs onto ... prototyping methodology. + **Option to engage in block-level RTL design or block or top-level IP integration.**...by a minimum of 10 years of experience in ASIC or a related field, or a Master's Degree… more
    Arrow Electronics (09/10/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a motivated Senior ASIC Design Engineer to join our dynamic and growing team in our Circuit Solutions Group! NVIDIA has continuously ... management solutions. + Define micro-architecture and specifications of digital IP blocks to improve the power and performance of...+ Strong familiarity and experience with all stages of ASIC design flow including front end … more
    NVIDIA (08/27/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Engineer

    NVIDIA (Austin, TX)
    …can make a lasting impact on the world. Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will focus on ... improving methodologies and delivering system-level IP to measure performance across multiple projects. What you'll...system + Run and debug RTL checks to ensure design quality (eg, cross clock domains (CDC), clocks, reset,… more
    NVIDIA (09/17/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Hardware Design Engineer

    NVIDIA (Austin, TX)
    …can make a lasting impact on the world. Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will focus on ... improving methodologies and delivering system-level IP to measure performance across multiple projects. What you'll...engineers. + Learn and run RTL checks to ensure design quality (eg, cross clock domains (CDC), clocks, reset,… more
    NVIDIA (09/18/25)
    - Save Job - Related Jobs - Block Source
  • Staff ASIC Design Verification…

    Google (Mountain View, CA)
    Staff ASIC Design Verification Engineer , Platforms and Devices _corporate_fare_ Google _place_ Mountain View, CA, USA **Advanced** Experience owning outcomes ... scripting languages, Software (SW) development frameworks and their impact on Design Verification (DV). + Experience creating and using verification components and… more
    Google (10/01/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    …Make the choice to join us today. The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects ... and DFT teams. + Get involved in end-to-end cycle of ASIC execution starting from micro-arch, design implementation, design fixes, sign-off checks and all… more
    NVIDIA (07/29/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Modem Design Engineer

    Amazon (San Diego, CA)
    …communities around the world. Come work at Amazon! We're hiring a Modem Design Engineer within a high performance ASIC design team. This team is using ... industry leading methodologies to develop proprietary IP 's. The Role: Be part of Project Kuiper's sub-team...and system engineers to drive hardware micro-architecture and datapath design . - Able to interpret reference models in MATLAB.… more
    Amazon (09/13/25)
    - Save Job - Related Jobs - Block Source
  • Lead ASIC Design Engineer

    Amazon (Austin, TX)
    …. Define and develop any necessary support logic . Configure, instantiate and integrate 3rd party IP blocks . Understand low power design & the impact of DFT on ... refugee or granted asylum. Key job responsibilities Key job responsibilities RTL Design and development of custom blocks. Integration of large subsystems Gate Level… more
    Amazon (09/26/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Engineer , Kuiper…

    Amazon (Austin, TX)
    …. Define and develop any necessary support logic . Configure, instantiate and integrate 3rd party IP blocks . Understand low power design & the impact of DFT on ... Develop and maintain comprehensive gate-level simulation test plans for verifying ASIC functionality and timing. Analyze simulation results, identify and debug logic… more
    Amazon (09/10/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Engineer , Kuiper…

    Amazon (Austin, TX)
    …. Define and develop any necessary support logic . Configure, instantiate and integrate 3rd party IP blocks . Understand low power design & the impact of DFT on ... Develop and maintain comprehensive gate-level simulation test plans for verifying ASIC functionality and timing. Analyze simulation results, identify and debug logic… more
    Amazon (08/30/25)
    - Save Job - Related Jobs - Block Source