- Meta (Jefferson City, MO)
- **Summary:** Meta is hiring ASIC Formal Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... Post-Silicon teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Formal Verification Responsibilities: 1. Provide… more
- Amazon (Cupertino, CA)
- …be responsible for defining and checking the specification of critical hardware modules using formal methods and industrial model checkers. You will be a part of a ... 2022 and September 2025. * Completed coursework or prior internship experience with formal methods (SW/HW) * Coursework or prior internship experience in the basics… more
- Lockheed Martin (Denver, CO)
- **Description:** Join Our Team as an ** ASIC & FPGA Lead Verification Engineer ** where you will support over 50 different programs and research and ... world, and are seeking a highly talented and motivated ** ASIC & FPGA Verification Engineer **...test pattern generation, logic equivalency checking, linting and/or other formal design checks\. * Knowledge of space\-grade/qualified FPGAs and… more
- Meta (Sunnyvale, CA)
- **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... and Post-Silicon teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and… more
- Meta (Sunnyvale, CA)
- **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities:...or more of the following areas along with functional verification - SV Assertions, Formal , Emulation 14.… more
- Meta (Austin, TX)
- **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... and Post-Silicon teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and… more
- Cisco (San Jose, CA)
- ASIC Verification Engineer Apply (https://jobs.cisco.com/jobs/Login?projectId=1431425) + Location:San Jose, California, US + Area of InterestEngineer - ... Verilog / UVM programming + 4+ Years post graduate ASIC Verification processes, methodologies, flows and tools...Understanding of Networking technologies and concepts + Experience with Formal verification + Experience with Post-silicon lab… more
- Qualcomm (Santa Clara, CA)
- …such as SystemVerilog-UVM, coverage development, assertion model development and formal verification (property checking). Learn and deploy power-aware ... closely related field + 2+ years of experience with ASIC design and verification tools, techniques, and...as UVM or OVM and exposure to Assertion based Formal Verification + 3+ years of experience… more
- Cisco (San Jose, CA)
- ASIC Design Verification Engineer Apply...MMU. + Experience with Veloce/HAPS is a plus + Formal verification (iev/vc formal ) knowledge is ... Work With:** You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with … more
- Qualcomm (San Diego, CA)
- …that meet performance, security, technology, and feature requirements. As a Design Verification Engineer , you will work with Chip Architects to validate ... smarter, connected future for all. As a Qualcomm Design Verification Hardware Engineer , you will plan, design,...Science, Engineering, or related field and 4+ years of ASIC design, verification , validation, integration, or related… more
- NVIDIA (Santa Clara, CA)
- The NVIDIA Clocks Team is looking for an excellent Senior ASIC Verification engineer with extensive experience in Design Verification . The NVIDIA Clocks ... reset logic to various units in SOC and GPU ASIC . The complexity of the clocks and resets design...industry-standard verification flows like SV constraint random verification , UVM, Formal Verification , Coverage… more
- NVIDIA (Santa Clara, CA)
- NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position ... silicon correlation. + Own the unit and sub-system level verification of various IPs, create functional test plans, and...as VCS-XA or equivalent tools, Gate Level Simulation or Formal Equivalence domains. + Proficiency in scripting language, such… more
- Amazon (Sunnyvale, CA)
- …in the validation of ASIC implementations in Verilog/SystemVerilog . Run formal verification of complex blocks to ensure functional correctness . Work ... Matlab model : development or DV integration experience - Familiarity with formal verification techniques - Strong written and verbal skills Amazon is an equal… more
- Qualcomm (San Diego, CA)
- …power, high performance ASIC /SoC design flows (micro-architecture, RTL design, verification , synthesis, timing/STA, UPF, CLP, LEC formal verification , ... compute, AI and XR space. An ideal candidate will oversee definition, design, verification , and documentation for ASIC development for a variety of products.… more
- Amazon (San Diego, CA)
- …run regressions, collect coverage matrices and report progress to the program * Run formal verification of complex blocks to ensure functional correctness * Work ... (DSP or MODEM) implementations * Familiarity with Matlab * Familiarity with formal verification techniques * Strong written and verbal skills Amazon is an equal… more
- Amazon (Sunnyvale, CA)
- …digital verification , preferably in areas of image processing. - Familiarity with formal verification techniques - Lab debug experience and/or FPGA debug - ... highly differentiated silicon into Blink and Ring battery powered devices. Our verification team works on state-of-the art SoCs in a vertically integrated team… more
- Palo Alto Networks (Santa Clara, CA)
- …silicon validation and lab bring-up experience **.** **Preferred / Nice-to-Have** + Formal verification ownership and expertise. + Experience with innovation or ... we all win with precision. **Your Career** Join our ASIC team and help deliver the digital logic that...powers our next-generation firewall platforms. As a Senior Principal Engineer , you will take end-to-end ownership of complex modules… more
- Cisco (San Jose, CA)
- …aspects of our systems, leveraging the latest technology. We're seeking a talented ASIC engineer with a proven track record in high-performance products, ready ... ASIC Design Engineer - Design &...with Spyglass CDC and glitch analysis + Experience using Formal Verification : Synopsys Formality and Cadence LEC.… more
- Amazon (Sunnyvale, CA)
- … development in a production setting - Experience with UVM - Familiarity with formal verification techniques - Familiarity with the TCL programming language - ... Astro personal robot. What will you help us create? As an ASIC Methodology / CAD engineer you will create and maintain automated design flows that improve the… more
- NVIDIA (Santa Clara, CA)
- …in low-power and high-performance design optimization techniques. + Familiarity with formal verification tools (eg, Formality/Conformal LEC) and methodologies. ... generation CMOS technology. We are looking for a Senior ASIC Synthesis Engineer to join our dynamic...across multiple design blocks + Work with DFT and Verification teams to ensure functional and timing correctness What… more