• Monster (Albany, NY)
    …innovation and commercialization. Job Description: Job Description for Photonics Integration Engineer This posting is to hire an experienced Process Integration ... Engineer working on our Silicon Photonics technology platforms. This...integration team members. Coordinating with vendors such as the mask house, dicing/packaging, and any outsourced processes Integration support… more
    Talent (09/17/25)
    - Save Job - Related Jobs - Block Source
  • Senior Mask Design Engineer

    NVIDIA (Santa Clara, CA)
    …the world. This is our life's work, to amplify human creativity and intelligence. Are you a Mask Layout Design Engineer ? If yes, We would love to hear from ... you! We are looking for a Senior Mask Layout Design Engineer , someone who is excited to join a growing and dynamic group of diverse individuals responsible… more
    NVIDIA (08/28/25)
    - Save Job - Related Jobs - Block Source
  • Senior Layout Mask Design…

    NVIDIA (Santa Clara, CA)
    …see: + Associates degree (or equivalent experience). + 8+ years proven experience in mask and layout design. + Deep understanding of digital and analog circuit ... NVIDIA products! What you'll be doing: + Perform physical layout for custom embedded SRAM structures in state-of-the-art sub-micron...+ Assist in taking part in floor planning, custom layout and verifying against design rules and schematics. +… more
    NVIDIA (09/20/25)
    - Save Job - Related Jobs - Block Source
  • Senior Mask Design Engineer

    NVIDIA (Santa Clara, CA)
    …and intelligence. We would love to hear from you! We are looking for a Senior Mask Layout Design Engineer , someone who is excited to join a growing ... BSEE or equivalent experience. + Minimum of 7+ years industry experience in Mask and Layout Design. + Deep understanding of analog circuit layout concepts in… more
    NVIDIA (07/17/25)
    - Save Job - Related Jobs - Block Source
  • Senior Analog Layout Engineer

    Capgemini (Minneapolis, MN)
    …* Interpreting LVS, DRC and ERC reports to find the fastest way to complete layout * Utilizing advanced CAD tools and mask design knowledge to deliver correct ... **About the job you're considering** * 10 years of experience in analog/mixed-signal layout design of deep submicron CMOS circuits and at least 3 years of recent… more
    Capgemini (07/24/25)
    - Save Job - Related Jobs - Block Source
  • Resolution Enhancement Techniques (RET) Process…

    Texas Instruments (Dallas, TX)
    **Change the world. Love your job.** A Process Development Engineer is responsible for the development, characterization and optimization of MEMS resonator devices ... performance targets. **Responsibilities include:** As a Resolution Enhancement Techniques (RET) Engineer , you'll architect new TI products and make our customers'… more
    Texas Instruments (07/03/25)
    - Save Job - Related Jobs - Block Source
  • DFM Engineer

    Texas Instruments (Dallas, TX)
    **Change the world. Love your job.** A Process Development Engineer is responsible for the development, characterization and optimization of MEMS resonator devices ... performance targets. We are seeking a highly skilled and motivated OPC/DFM Engineer to join our RET (Resolution Enhancement Techniques) team in Advanced Technology… more
    Texas Instruments (07/03/25)
    - Save Job - Related Jobs - Block Source
  • Staff Memory CAD Automation Engineer - TPG

    Micron Technology, Inc. (Richardson, TX)
    …ever. We are excited to provide an outstanding opportunity for a Staff CAD Engineer to join our Engineering Automation (EA) organization at Micron. This role is ... and methodologies for next-generation memory designs. Collaborating closely with design, layout , verification, modeling, and process teams, you will be integral in… more
    Micron Technology, Inc. (07/25/25)
    - Save Job - Related Jobs - Block Source
  • Scribe Design Engineer

    Micron Technology, Inc. (Boise, ID)
    …support advanced technology development through scribe test structure design and layout , scribe database management and design validation. Functions include test ... structure design and layout , collaboration with various teams (Process Integration, Electrical characterization, Device, Reliability, Design Rule, CAD) and assisting… more
    Micron Technology, Inc. (08/29/25)
    - Save Job - Related Jobs - Block Source
  • Electronics Engineer

    Defense Microelectronics Activity (Mcclellan, CA)
    …knowledge of ASIC design, foundry manufacturing, simulation, net-list generation, physical layout , IC test, aggregation, mask generation, wafer fabrication ... The incumbent will serve as the senior level Customer Application Engineer supporting DoD's access to advanced commercial microelectronics. Responsibilities This… more
    Defense Microelectronics Activity (09/13/25)
    - Save Job - Related Jobs - Block Source
  • Senior Staff Semiconductor RF Test Engineer

    Northrop Grumman (Linthicum Heights, MD)
    …exceptionally talented, motivated, and creative **Senior Staff Semiconductor RF Test Engineer ** for our Advanced Technology Lab (ATL) located outside of Baltimore, ... ATL is responsible for all aspects of semiconductor technology including design, mask making, wafer fabrication, test, and assembly. The candidate must be a… more
    Northrop Grumman (07/08/25)
    - Save Job - Related Jobs - Block Source
  • Staff Engineer - TID Sensors

    SLAC National Accelerator Laboratory (Menlo Park, CA)
    Staff Engineer - TID Sensors Job ID 6471 Location SLAC - Menlo Park, CA Full-Time Temporary **SLAC Job Postings** **Position Overview:** The Technology Innovation ... Directorate at SLAC National Accelerator Laboratory is seeking a talented Staff Engineer to join our team and be responsible for designing, fabricating, assembling,… more
    SLAC National Accelerator Laboratory (08/13/25)
    - Save Job - Related Jobs - Block Source
  • Photonics Integration Engineer

    NY CREATES (Albany, NY)
    …On: Fri Jul 19 2024 Job Description: Job Description for Photonics Integration Engineer This posting is to hire an experienced Process Integration Engineer ... with other integration team members. + Coordinating with vendors such as the mask house, dicing/packaging, and any outsourced processes + Integration support for the… more
    NY CREATES (07/19/25)
    - Save Job - Related Jobs - Block Source
  • Senior CAD Engineer , Custom Circuit…

    NVIDIA (Santa Clara, CA)
    NVIDIA is searching for a highly motivated, excellent CAD Engineer to join the Advanced Technologies group. You will develop tools that help improve productivity of ... the custom design environment used by custom schematic and mask designers + Write scripts using perl, python, and...+ A basic understanding of mosfet device behavior, CMOS layout , and VLSI design + Excellent programming skills +… more
    NVIDIA (09/03/25)
    - Save Job - Related Jobs - Block Source
  • 3D Heterogeneous Integration Design Enablement…

    Global Foundries (Malta, NY)
    …of Role: GlobalFoundries Fab8 is seeking a motivated R&D design enablement engineer to become part of our state-of-the-art 300mm fabrication facility in Malta, ... e ment specification covering: design rules , library device ( TSV) layouts, layout vs schematic( LVS) requirements , device model terminals. + Develop expertise in… more
    Global Foundries (07/23/25)
    - Save Job - Related Jobs - Block Source
  • Resolution Enhancement Techniques Technologist

    Texas Instruments (Dallas, TX)
    …for manufacturing processes for advanced analog nodes. + Developing/improving mask /lithography/etch processes for next node analog nodes through photolithographic ... simulation and on mask /wafer verification. + Data collection, simulation and verification of...a diverse team to accomplish goals. **Why TI?** + Engineer your future. We empower our employees to truly… more
    Texas Instruments (07/03/25)
    - Save Job - Related Jobs - Block Source
  • Resolution Enhancement Techniques (RET) Process…

    Texas Instruments (Dallas, TX)
    …**Job Description:** We are seeking a highly skilled and motivated Design Retargeting Engineer to join our RET(Resolution Enhancement Team) in ATD. In this role, you ... ensure accurate pattern transfer and high-yield manufacturing. + Analyze and modify layout geometries to improve printability and process window robustness. + Work… more
    Texas Instruments (07/03/25)
    - Save Job - Related Jobs - Block Source
  • Director, Engineering - BAW Filter NPI

    Skyworks (Irvine, CA)
    …stack design solution. * Work with process development team to design Process Development Vehicle mask layout for a new technology and define a new PDK in timely ... Major Market:Irvine CaliforniaNearest Secondary Market:Los Angeles Job Segment: RF Engineer , Telecommunications, Telecom, Network, Fabrication, Engineering, Technology, Manufacturing Apply… more
    Skyworks (07/08/25)
    - Save Job - Related Jobs - Block Source