• Senior Principal Front End ASIC

    BAE Systems (San Jose, CA)
    …Engineering, Computer Engineering, or Computer Science + Proficient in Verilog language for Front End ASIC design , and related FPGA + Knowledge of ASIC ... cores Buses, Controllers, PHYs, etc with other logic within ASIC / FPGA + Coordinate interoperability of digital modules...be available based on position level and/or job specifics. ** Senior Principal Front End ASIC Design more
    BAE Systems (06/07/24)
    - Save Job - Related Jobs - Block Source
  • Sr . FPGA / ASIC

    SpaceX (Sunnyvale, CA)
    Sr . FPGA / ASIC Design ...and learning new skills COMPENSATION & BENEFITS: Pay range: ASIC / FPGA Design Engineer/ Senior : $170,000.00 ... make this possible, with the ultimate goal of enabling human life on Mars. SR . FPGA / ASIC DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging… more
    SpaceX (05/17/24)
    - Save Job - Related Jobs - Block Source
  • Sr . ASIC Design Engineer,…

    SpaceX (Sunnyvale, CA)
    Sr . ASIC Design Engineer,...to support critical milestones COMPENSATION & BENEFITS: Pay range: ASIC / FPGA Design Engineer/ Senior : ... make this possible, with the ultimate goal of enabling human life on Mars. SR . ASIC DESIGN ENGINEER, DDR IP (SILICON ENGINEERING) At SpaceX we're leveraging… more
    SpaceX (03/29/24)
    - Save Job - Related Jobs - Block Source
  • ASIC and/or FPGA Design

    The Boeing Company (Mountain View, CA)
    …Systems has an exciting opportunity for multiple ** ASIC and/or FPGA Design and Verification Engineers** at Lead, Senior & Principal levels to join us ... across the company and around the world and support ASIC / FPGA design and verification for...HDL coding, and physical design realization (through gate -level netlists for ASIC designs) + Integrate… more
    The Boeing Company (05/18/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design

    Tarana Wireless (Milpitas, CA)
    …demands of next generation SoCs + Work with system architects, RTL designers, FPGA and emulation engineers to ensure that verification requirements and coverage are ... met for each project Ways to stand out from the crowd: + Ability to handle complex and hard-do-solve problems in programming and verification + Ambitious and dedicated + Good interpersonal skills + Solid knowledge and strong experience of System Verilog, UVM,… more
    Tarana Wireless (04/14/24)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior Design Verification Engineer! What you'll be doing: + Technical leadership role to define/plan/implement/execute verification ... + Ability to delve into lowest level details of ASIC design specification, implementation and it's system.../ VC Formal) is a plus. + Experience with gate -level simulation, reset verification, contention checking is a plus.… more
    NVIDIA (05/25/24)
    - Save Job - Related Jobs - Block Source
  • Senior FPGA Prototyping Engineer…

    NVIDIA (Santa Clara, CA)
    …emphasis on Synopsys Protocompiler or Synplify Premier and Xilinx Vivado + Exposure to ASIC design and verification tools (VCS or equivalent, Verdi, GDB). + ... you'll be doing: + Build FPGA prototypes by making RTL FPGA -friendly, partitioning the design and taking it through synthesis and place and route. + Improve… more
    NVIDIA (05/01/24)
    - Save Job - Related Jobs - Block Source
  • Senior Applications Engineer, DDR…

    Cadence Design Systems, Inc. (San Jose, CA)
    …subsystem verification and/or performance analysis . Strong knowledge of ASIC flow, RTL design in Verilog, System Verilog and FPGA design . Knowledge of ... want to make an impact on the world of technology. Title Senior Applications Engineer - DDR Design IP Job Location: San Jose, CA Job Description The Cadence IP… more
    Cadence Design Systems, Inc. (04/03/24)
    - Save Job - Related Jobs - Block Source
  • Staff Electrical Engineer/ FPGA

    BD (Becton, Dickinson and Company) (Milpitas, CA)
    …a related field. . Minimum 5+ years hands-on experience in FPGA , ASIC , or firmware test development ( design /develop/validate). **Knowledge and Skills to be ... **Job Description Summary** As a Senior Staff FPGA Engineer, you will...processors and distributed networks over Ethernet. . Experience with FPGA design with System Verilog or VHDL.… more
    BD (Becton, Dickinson and Company) (06/06/24)
    - Save Job - Related Jobs - Block Source
  • Sr . Design Verification Engineer…

    SpaceX (Sunnyvale, CA)
    Sr . Design Verification Engineer (Silicon Engineering) at SpaceX Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring ... the ultimate goal of enabling human life on Mars. SR . DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At...of the Starlink network. RESPONSIBILITIES: + Responsible for digital ASIC and/or FPGA verification at block and… more
    SpaceX (06/06/24)
    - Save Job - Related Jobs - Block Source
  • Senior Applications Engineer Digital…

    Siemens Digital Industries Software (Fremont, CA)
    …triage and debugging skills * Deep knowledge of semiconductor IC industry - ASIC , FPGA , SoC, Memory, Interconnect, CPU architectures, embedded systems * Ability ... to build a career in a rapidly growing and constantly innovating Electronic Design Automation (EDA) industry? Do you enjoy working with cutting edge technology and… more
    Siemens Digital Industries Software (05/09/24)
    - Save Job - Related Jobs - Block Source
  • Senior Verification Architect, SOC

    NVIDIA (Santa Clara, CA)
    NVIDIA is seeking to hire a senior verification architect to design verification methodology for our next generation SOCs with AI capabilities for self-driving ... Understand verification challenges with current and next generation SoCs. + Design and implement new verification methodology solutions, including TB architecture,… more
    NVIDIA (04/16/24)
    - Save Job - Related Jobs - Block Source
  • Staff DSP Software Engineer

    Tarana Wireless (Milpitas, CA)
    …and real-time operating systems. Collaborate closely with L2/L3 software groups and FPGA / ASIC teams to deliver cross-layer features. Job Responsibilities: + ... processing + 9+ years of industry experience in a Senior /Lead role, encompassing the ownership of design ...+ Calibration procedures for multi-antenna based systems + Advanced array signal processing techniques, such as beam-forming and MIMO… more
    Tarana Wireless (06/06/24)
    - Save Job - Related Jobs - Block Source