• ASIC Engineer , Design

    Meta (Sunnyvale, CA)
    …first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and implement block/ IP /SoC verification ... **Summary:** Meta is hiring ASIC Design Verification Engineer ...organization. We are looking for individuals with experience in Design Verification to build IP and System… more
    Meta (06/06/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Sunnyvale, CA)
    …first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and implement IP /SoC verification plans, ... **Summary:** Meta is hiring ASIC Design Verification Engineer ...organization. We are looking for individuals with experience in Design Verification to build IP and System… more
    Meta (05/06/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Sunnyvale, CA)
    …first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and implement IP /SoC verification plans, ... **Summary:** Meta is hiring ASIC Design Verification Engineer ...organization. We are looking for individuals with experience in Design Verification to build IP and System… more
    Meta (04/18/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Sunnyvale, CA)
    …To apply, click "Apply to Job" online on this web page. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Evaluate, develop and ... and NOC subsystems 15. 4. SystemVerilog/UVM methodology or C/C++ based verification 16. 5. ASIC development cycles 17. 6. IP /sub-system or SoC (System On Chip)… more
    Meta (06/03/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Physical…

    Meta (Sunnyvale, CA)
    …on Chip (SoC) and IP for data center applications. **Required Skills:** ASIC Engineer , Physical Design Responsibilities: 1. Develop and own physical ... 3. Deliver physical design of an end-to-end IP or integration of ASIC /SoC design...to $203,000/year + bonus + equity + benefits **Industry:** Internet **Equal Opportunity:** Meta is proud to be an… more
    Meta (06/14/25)
    - Save Job - Related Jobs - Block Source
  • Sr. ASIC Design Engineer

    Amazon (Cupertino, CA)
    design quality and making the right trade-offs. Key job responsibilities As an ASIC Design Engineer , you will: * Develop and implement high-performance, ... rapid integration of emergent technologies. We're looking for an ASIC Design Eengineer to help us trail-blaze...innovate, explore new solutions, and contribute to the company's intellectual property through patents About the team… more
    Amazon (06/14/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    Arrow Electronics (San Jose, CA)
    **Position:** Senior ASIC Design Engineer (eInfochips Inc) **Job Description:** **What candidate will Be Doing:** + Map multi-million gate SoC designs onto ... prototyping methodology. + **Option to engage in block-level RTL design or block or top-level IP integration.**...by a minimum of 10 years of experience in ASIC or a related field, or a Master's Degree… more
    Arrow Electronics (06/11/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , IP

    Google (Mountain View, CA)
    …with an emphasis on computer architecture. + 10 years of industry experience with IP design . + Experience with methodologies for low power estimation, timing ... or equivalent practical experience. + 8 years of experience with RTL design using Verilog/System Verilog and microarchitecture. + Experience with a scripting… more
    Google (06/14/25)
    - Save Job - Related Jobs - Block Source
  • Digital ASIC Design Engineer

    Qualcomm (San Diego, CA)
    …Engineering Group > ASICS Engineering **General Summary:** Qualcomm mixed-signal IP design team is seeking talented senior ASIC digital designers to join ... definition of the high-speed interfaces - Define, document and design the microarchitecture of IP blocks -...- Assist in running the full suite of front-end ASIC design tools (lint checking, CDC, DFT,… more
    Qualcomm (04/19/25)
    - Save Job - Related Jobs - Block Source
  • Analog/Mixed Signal ASIC Design

    Qualcomm (San Diego, CA)
    …applications. QCT mixed-signal design team consists of architects and ASIC designers, protocol experts, signal processing engineers, and algorithm designers ... Design **General Summary:** Job Description QCT mixed-signal IP design team is looking for talented...course selections and/or work experience. + Experience working with ASIC design tools such as Cadence Virtuoso.… more
    Qualcomm (06/20/25)
    - Save Job - Related Jobs - Block Source
  • Analog/Mixed Signal ASIC Design

    Qualcomm (San Diego, CA)
    design by course selections and/or work experience. + Experience working with ASIC design tools such as Cadence Virtuoso. **Preferred Qualifications** + ... Area:** Engineering Group, Engineering Group > Analog Mixed Signal Design **General Summary:** QCT Mixed-Signal IP (MSIP)...nanometer planar CMOS or FinFET and 2+ years of ASIC design , verification, or related work experience.… more
    Qualcomm (04/23/25)
    - Save Job - Related Jobs - Block Source
  • Sr. ASIC Modem Design

    Amazon (San Diego, CA)
    …around the world. Come work at Amazon! We're hiring a Sr. Modem Design Engineer within a high performance ASIC design team. This team is using ... industry leading methodologies to develop proprietary IP 's. The Role: Be part of Project Kuiper's sub-team...models in MATLAB. - Involve in control plane logic design and interfaces to bus fabrics. - Explore and… more
    Amazon (06/05/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Verification…

    Qualcomm (San Diego, CA)
    …Science, or a closely related field + 2+ years of experience with ASIC design and verification tools, techniques, and methodology **Preferred Qualifications** + ... , Computer Engineering, or a closely related field + 3+ years of experience with ASIC design and verification tools, techniques, and methodology + 3+ years of… more
    Qualcomm (06/18/25)
    - Save Job - Related Jobs - Block Source
  • ASIC and/or FPGA Design

    The Boeing Company (Huntington Beach, CA)
    …through HDL coding, and physical design realization (through gate-level netlists for ASIC designs) + Integrate DSP IP from Boeing's algorithm team and ... & Weapons Systems has an exciting opportunity for multiple ** ASIC and/or FPGA Design and Verification Engineers...Strike, Surveillance and Mobility; and Autonomous Systems). As an ASIC /FPGA Engineer on the Boeing Electronic Products… more
    The Boeing Company (06/20/25)
    - Save Job - Related Jobs - Block Source
  • Sr. Physical Design Engineer

    Amazon (Cupertino, CA)
    …handling massive scale and rapid integration of emergent technologies. We're looking for an ASIC Physical Design Engineer to help us trail-blaze new ... analysis, physical verification, ECO and sign-off - Develop physical design methodologies - Evaluate 3rd party IP ...MS + 6yrs in EE/CS - 6+ years in ASIC Physical Design from - RTL-to-GDSII in… more
    Amazon (06/04/25)
    - Save Job - Related Jobs - Block Source
  • ASICS Design Verification Engineer

    Qualcomm (Santa Clara, CA)
    …This is the Invention Age - and this is where you come in as an ASIC Design Verification Engineer The team is responsible for the complete verification ... Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design , verification, validation, integration, or related work experience. OR… more
    Qualcomm (06/06/25)
    - Save Job - Related Jobs - Block Source
  • SOC Power Design Engineer

    Qualcomm (San Diego, CA)
    …create a smarter, connected future for all. As a Qualcomm ASIC Engineer , you will define, model, design (digital and/or analog), optimize, verify, validate, ... + Execute power-aware implementation flow, including UPF/CPF/Conformal Low Power Check + Review IP design 's power features and power budgets/estimates + Track … more
    Qualcomm (06/13/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Methodology

    Meta (Sunnyvale, CA)
    …System on Chip (SoC) and IP for data center applications. **Required Skills:** ASIC Engineer , Methodology Responsibilities: 1. Work with our ASIC vendor ... policy, timing corners, extraction, aging, and reliability metrics, for IP and SOC, from synthesis to Tape Out. 3....teams and with vendors Knowledge of front-end and back-end ASIC tools. 16. Experience with RTL design more
    Meta (05/14/25)
    - Save Job - Related Jobs - Block Source
  • Physical Design Engineer - Mixed…

    Qualcomm (San Diego, CA)
    …Group, Engineering Group > ASICS Engineering **General Summary:** We are looking for a physical design engineer to join our design team in San Diego ... California. Successful candidate will be part of design group responsible to deliver IP implementation...Science, Engineering, or related field and 6+ years of ASIC design , verification, validation, integration, or related… more
    Qualcomm (06/03/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Formal Verification

    Meta (Sunnyvale, CA)
    …ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design , Emulation and Post-Silicon teams towards creating a first-pass ... silicon success. **Required Skills:** ASIC Engineer , Formal Verification Responsibilities: 1. Provide...Experience to quickly understand and interpret specifications and extract design behaviors/properties 18. Experience in formal property more
    Meta (06/21/25)
    - Save Job - Related Jobs - Block Source