• Sr . SOC /ASIC Physical

    SpaceX (Sunnyvale, CA)
    Sr . SOC /ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA Apply SpaceX was founded under the belief that a future where humanity is out ... the ultimate goal of enabling human life on Mars. SR . SOC /ASIC PHYSICAL DESIGN...and weekends as needed COMPENSATION AND BENEFITS: Pay range: Physical Design Engineer/ Senior : $170,000.00 -… more
    SpaceX (04/15/25)
    - Save Job - Related Jobs - Block Source
  • Sr SOC Physical Design

    Amazon (Sunnyvale, CA)
    …AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Sr . Physical Design Engineer to continue to innovate on behalf of our ... ML accelerator at edge. Work hard. Have fun. Make history. As a Physical Design Engineer, you will: - Work with RTL/logic designers to drive architectural… more
    Amazon (06/05/25)
    - Save Job - Related Jobs - Block Source
  • SOC Shift Lead

    Zoom (San Jose, CA)
    …onboarding + Provide performance feedback to leadership Experience: + 3+ years of hands-on SOC analyst experience in a senior or leadership role + Deep technical ... We are seeking an experienced SOC Shift Lead to provide technical leadership and...perks, benefits, and options to help employees maintain their physical , mental, emotional, and financial health; support work-life balance;… more
    Zoom (06/13/25)
    - Save Job - Related Jobs - Block Source
  • Sr . RTL Design Engineer, Hardware…

    Amazon (Sunnyvale, CA)
    …clock domains and power domains - Large breadth of knowledge from architecture through physical design - Knowledge of FPGA and emulation platforms - Knowledge of ... will you help us create? The Role: As a Senior RTL Design Engineer, you will be...in consumer devices. They should be familiar with modern SoC architectures, various interconnect topologies such as AMBA AXI,… more
    Amazon (03/21/25)
    - Save Job - Related Jobs - Block Source
  • Sr . HBM PHY Expert, Annapurna Labs

    Amazon (Cupertino, CA)
    …Integration and design of silicon and 2.5D packaging - Support the physical design team, review clocking and timing constraints - Drive cross-functional ... an HBM/DDRx Phy expert with role in the definition, design and validation of AWS next generation ML Chips,...generation ML Chips, Cards and server integration. As a senior member of our platform development team, you will… more
    Amazon (06/06/25)
    - Save Job - Related Jobs - Block Source
  • Sr Manager - Governance Risk & Compliance…

    Palo Alto Networks (Santa Clara, CA)
    …to create an environment where we all win with precision. **Your Career** The Senior Manager, Governance, Risk & Compliance will report directly to the Director of ... trust metrics, and recommendations for policies and standards to senior management and the board of directors. + Advise...and scaling enterprise GRC frameworks (ISO 27001, NIST CSF, SOC 2, FedRAMP) end to end. + Exposure to… more
    Palo Alto Networks (05/10/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    …synthesis, and timing analysis of several modules. + Integrate modules into the overall SOC design and work closely with other teams in the silicon bring-up ... NVIDIA is looking for a Senior ASIC Design Engineer to join...and related (or equivalent experience) + 5+ years of SoC design /integration experience, including architecture and implementation… more
    NVIDIA (06/18/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Floorplan Design

    NVIDIA (Santa Clara, CA)
    …for the future of computing. What you will be doing: + Working with architects, design leads, physical design leads and package leads, you will develop ... We are now looking for a Senior ASIC Floorplan Design Engineer! NVIDIA...Verilog or similar HVL + Experience with CAD and physical design methodologies (flow and tool development),… more
    NVIDIA (05/13/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's leading SoC 's and GPU's. This position offers the ... + Deliver a synthesis/timing clean design while working with the physical design team to ensure a routable and physically implementable design . +… more
    NVIDIA (05/02/25)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    Qualcomm (Santa Clara, CA)
    …plans and the functional verification on hardware at the IP, sub-system, SoC and system/architecture level for wireless and wired technologies using an ... SystemVerilog in an OVM or UVM verification environment. Perform Physical and/or Mac Layer verification in developing the methodology...test plan targets. Act as a strong contributor at design reviews and project meetings.'' Will accept a Master's… more
    Qualcomm (06/13/25)
    - Save Job - Related Jobs - Block Source
  • Senior Software Engineer, Vehicle Software

    General Motors (Mountain View, CA)
    …automaker on the planet. Our team delivers platform solutions for high end SoC 's which enables to run infotainment, ADAS and other high compute application. We ... value. The Compute Platform Team is seeking an experienced Senior Software Engineer to join our team to work...to join our team to work on high-compute System-on-Chip ( SoC ) platforms. The ideal candidate will have strong expertise… more
    General Motors (04/16/25)
    - Save Job - Related Jobs - Block Source
  • AE Director, Serdes Design IPs

    Cadence Design Systems, Inc. (San Jose, CA)
    …56G. . Familiarity with state-of-the-art SoC design implementation: RTL design , synthesis and static timing analysis, physical design flow, testbench ... portfolio. This is a pre-sales role. It is perfect for someone who has System/ASIC/ SoC design experience and great interpersonal and communication skills and is… more
    Cadence Design Systems, Inc. (06/04/25)
    - Save Job - Related Jobs - Block Source
  • Senior Silicon Engineer

    Microsoft Corporation (Santa Clara, CA)
    …are looking for passionate, high-energy engineers to help achieve that mission. As a Senior Silicon Engineer - ASIC verification in the Data Processing Unit team you ... career. **Responsibilities** + Lead key components of functional validation of complex ASIC SOC using UVM/C test bench + Perform pre-silicon SoC verification,… more
    Microsoft Corporation (06/18/25)
    - Save Job - Related Jobs - Block Source
  • Senior Full Custom Silicon Engineering…

    Google (Fremont, CA)
    …a related field, or equivalent practical experience. + 15 years of experience in full custom SOC design , or 10 years with an advanced degree. + 3 years of ... skills. We are seeking a highly skilled and experienced Senior Full Custom Silicon Engineering Manager with Customer Owned...drivers for individual pixel diodes. + Direct the complete physical design flow, including Register Transfer Level… more
    Google (05/16/25)
    - Save Job - Related Jobs - Block Source
  • Senior Technical Product Manager - Custom…

    Siemens (Fremont, CA)
    …build a comprehensive digital twin, which blurs the boundaries between virtual and physical , hardware and software, as well as design and manufacturing worlds. ... Software Req ID: 460733 We are seeking an experienced Senior Technical Product Manager for Siemens EDA, Siemens Digital...Siemens EDA is the leading provider of electronic design automation software that allows customers to develop most… more
    Siemens (04/09/25)
    - Save Job - Related Jobs - Block Source
  • Senior FPGA Engineer

    J&J Family of Companies (Santa Clara, CA)
    …part of the Johnson & Johnson family of companies, is recruiting for a ** Senior FPGA Engineer** located in Santa Clara, CA. At Johnson & Johnson Robotics and ... ideal candidate will have a strong background in FPGA design and development, along with a passion for innovation...and debug complex FPGA designs in both simulation and physical hardware. + Develop and maintain technical documentation, including… more
    J&J Family of Companies (06/13/25)
    - Save Job - Related Jobs - Block Source
  • RF/Analog IC Design Engineer

    Qualcomm (Santa Clara, CA)
    …Qualcomm Atheros, Inc. **Job Area:** Engineering Group, Engineering Group > RFIC Design **General Summary:** Define, design and develop complex radio frequency ... integrated circuits in complex SoC 's and discrete RFIC's. Perform radio signal path and...signal path and circuit topology analysis and detailed transistor-level design of highly-integrated transceivers and associated blocks for wireless… more
    Qualcomm (05/29/25)
    - Save Job - Related Jobs - Block Source
  • Senior Low Power Engineer

    Qualcomm (Santa Clara, CA)
    …PrimeTime / Ansys Power Artist + Good understanding of Synthesis and static timing analysis, physical design flow + Good understanding of low power design ... all multimedia use cases. We are looking for a Senior or Staff level Engineer with experience in low...power estimating, and post-Si power measurements + Familiarity of SoC architectures and system-level design practices +… more
    Qualcomm (04/28/25)
    - Save Job - Related Jobs - Block Source
  • Senior Applied Power Architect - GPU

    NVIDIA (Santa Clara, CA)
    …technologies and come up with innovative solutions to address packaging, interconnect, physical design , electrical and thermal challenges. + Drive performance vs ... in the research and development of hyper-efficient GPU and SOC architectures. We are continually innovating in creative and...GeForce, and Mobile products. We are looking for a Senior Applied Power Architect - GPU. What you'll be… more
    NVIDIA (05/28/25)
    - Save Job - Related Jobs - Block Source
  • Senior High-Performance ASIC Timing…

    NVIDIA (Santa Clara, CA)
    …and ability to collaborate with cross-functional teams. + Strong understanding of timing and physical design fundamentals Ways to stand out from the crowd: + ... next generation of high-performance IPs for CPU, GPU and SOC designs. + Owning static timing analysis and convergence...(or equivalent experience) with 3+ years' experience in ASIC Design and Timing + Hands-on experience in STA tools,… more
    NVIDIA (03/25/25)
    - Save Job - Related Jobs - Block Source