• DFT Engineer

    Broadcom (San Jose, CA)
    …a Candidate Account, please Sign-In before you apply.** **Job Description:** **Principal DFT Engineer ** Broadcom's ASIC Product Division is seeking candidates ... for a DFT position at our San Jose, California Development Center....Center. The successful candidate will be responsible for leading DFT programs all the way from chip level … more
    Broadcom (09/05/25)
    - Save Job - Related Jobs - Block Source
  • Staff DFT Engineer

    Broadcom (San Jose, CA)
    …apply.** **Job Description:** Broadcom's CSG division is seeking candidates for a Staff DFT engineer position. The successful candidate will be responsible for ... DFx solutions while optimizing the cost for test. **Responsibilities** + Own IP DFT architecture, implementation, verification, signoff STA constraints for DFT +… more
    Broadcom (11/26/25)
    - Save Job - Related Jobs - Block Source
  • HBM/DDR/SerDes DFT Verification Lead…

    Broadcom (San Jose, CA)
    …San Jose, California Development Center. We are seeking a highly skilled HBM and SerDes DFT Verification Engineer to join our dynamic team. In this role, you ... our HBM, DDR and SerDes designs through comprehensive Design for Test ( DFT ) verification strategies. You will work collaboratively with cross-functional teams to… more
    Broadcom (11/01/25)
    - Save Job - Related Jobs - Block Source
  • DFT Engineer

    Broadcom (San Jose, CA)
    …you apply.** **Job Description:** Broadcom's CSG division is seeking candidate for a DFT lead position. The successful candidate will be responsible for leading most ... network switching ASIC DFx (Design for Test/debug & manufacturability) from DFT architecture, to implementation, verification, timing closure, ATE pattern bringup. .… more
    Broadcom (11/19/25)
    - Save Job - Related Jobs - Block Source
  • Sr Principal DFT Design Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …an impact on the world of technology. We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test ( DFT ). An intimate knowledge and ... SoC/ASIC Digital Design with focus on Design for Test ( DFT ) + Should possess intimate knowledge of DFT...( DFT ) + Should possess intimate knowledge of DFT insertion flows + Basic scan chain insertion using… more
    Cadence Design Systems, Inc. (12/04/25)
    - Save Job - Related Jobs - Block Source
  • Lead Application Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …to make an impact on the world of technology. Job Title: Lead Application Engineer Location: Tampere, Finland Reports to: AE Director Job Overview: This Digital IC ... with Cadence EDA tools for Synthesis, Logical Equivalency Checking (LEC), Design-for-Test ( DFT ), Place & Route and Static Timing Analysis (STA).You may get involved… more
    Cadence Design Systems, Inc. (12/03/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Engineer - SDC

    Cisco (San Jose, CA)
    **Sr. ASIC Engineer ** The application window is expected to close on 1/26/2026. The job posting may be removed earlier if the position is filled or if a sufficient ... customer shipments. **Your Impact** You are a diligent Design/SDC Engineer with strong analytical skills and a deep understanding...oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing… more
    Cisco (12/03/25)
    - Save Job - Related Jobs - Block Source
  • Staff Electrical Engineer , Robotics

    Imperative Care (Campbell, CA)
    Title: Staff Electrical Engineer , Robotics This position is based in our Campbell, California offices. This position is on-site & full-time Why Telos Health? At ... their lifetime. What You'll Do The Staff Hardware Electronics Engineer position will be a part of the R&D...and prioritize test engineering efforts. + Perform DFM and DFT analyses of PCBAs, cables, and electronic subassemblies. +… more
    Imperative Care (11/09/25)
    - Save Job - Related Jobs - Block Source
  • Sr.Test Development Engineer (Hybrid)

    Cisco (San Jose, CA)
    …manage the OSAT production test activities. Your Impact You will be a Test Engineer in Silicon Operations focusing on the ATE test bring-up. You will partner with ... Preferred Qualifications * Excellent knowledge of the latest state-of-the-art trends in DFT insertion techniques, including JTAG, Scan, ATPG, SerDes, PCIe and MBIST.… more
    Cisco (11/12/25)
    - Save Job - Related Jobs - Block Source
  • Digital Verification Engineer

    Broadcom (San Jose, CA)
    …**Job Description:** Broadcom is looking for a senior level Digital Design Verification engineer . In this highly visible role you will be working on ASIC for ... generating UVM RAL model + Prior experience in verification of the DFT design, architecture, and microarchitecture + Proficient with scripting languages like PERL,… more
    Broadcom (11/11/25)
    - Save Job - Related Jobs - Block Source
  • Senior PCBA Manufacturing Engineer , Amazon…

    Amazon (San Jose, CA)
    …performant, low-cost satellite bus and payload. As a Sr. PCBA Manufacturing Engineer , you will work across design engineering, supply-chain, quality, and our ... as next gen low temp alloys. - Experience with flying probe test systems and DFT - Knowledge of quality tools such as Lean principles, Six Sigma, root cause analysis… more
    Amazon (11/07/25)
    - Save Job - Related Jobs - Block Source
  • Principal Application Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …with IC digital implementation flows and font-end EDA tools including Synthesis, DFT , and Logical Equivalence Checking + Prior experience with Cadence tools such ... as Genus, Innovus, Conformal, Tempus, Modus, Voltus or ICC, ICC2, DC or Primetime is highly desired + Experience with advanced nodes 5nm and below The annual salary range for California is $123,200 to $228,800. You may also be eligible to receive incentive… more
    Cadence Design Systems, Inc. (12/02/25)
    - Save Job - Related Jobs - Block Source
  • Physical Design Engineer

    Broadcom (San Jose, CA)
    …LVS/DRC - Low power, signal integrity experience - Work closely with RTL & DFT designers - Strong TCL/Python scripting knowledge required, Perl is a plus. - Good ... debug skill and be able to work around issues - Tape out experience - must be a good team player **Additional Job Description:** **Compensation and Benefits** The annual base salary range for this position is $120,000 - $192,000 This position is also eligible… more
    Broadcom (11/19/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineering Technical Leader

    Cisco (San Jose, CA)
    …Team** You will be part of the Silicon One development organization as an ASIC implementation engineer in San Jose, CA. As a member of this team you will be involved ... Impact** You will be the lead to drive the DFT /DFx and quality process through the early product life...Responsibilities:** + Responsible for development of the comprehensive Design-for-Test ( DFT ) & DFx solutions and architectures that support ATE… more
    Cisco (11/12/25)
    - Save Job - Related Jobs - Block Source
  • Principal, Design Engineering - PCB Layout

    Celestica (San Jose, CA)
    …Americas Country: USA State/Province: California City: San Jose **Summary** The Principal Engineer , PCB Layout is a senior technical leader and Subject Matter Expert ... stringent signal integrity, power integrity, and DFM requirements. The Principal Engineer leads PCB strategy and owns the end-to-end layout process, providing… more
    Celestica (12/03/25)
    - Save Job - Related Jobs - Block Source
  • Senior Custom ASIC Engineering Lead

    Broadcom (San Jose, CA)
    …Sign-In before you apply.** **Job Description:** Are you a versatile, senior engineer capable of leading external and internal cross-functional teams in areas such ... as physical design, STA, DFT , and packaging? Have you taped out so many...Our ASIC products division is looking for a senior engineer to guide Customer teams designing challenging chips in… more
    Broadcom (11/06/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Technical Leader - Design & Timing…

    Cisco (San Jose, CA)
    …to first customer shipments. **Your Impact** You are a diligent Design/SDC Engineer with strong analytical skills and a deep understanding of timing constraints, ... member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes. + Option to also do… more
    Cisco (11/18/25)
    - Save Job - Related Jobs - Block Source
  • Technical Lead, System Test Engineering (Hybrid)

    Cisco (San Jose, CA)
    …We are seeking a dedicated and proactive System Quality & Manufacturing Test Engineer to champion quality-focused support for both new and sustaining products, with ... experience with Design for Manufacturing (DFM) or Design for Test ( DFT ), and test planning for high-complexity products. **PREFERRED QUALIFICATIONS:** + Leadership… more
    Cisco (11/16/25)
    - Save Job - Related Jobs - Block Source