• Digital ASIC Design Engineer for High-Speed…

    Qualcomm (San Diego, CA)
    …power, performance, and area of the IPs - Assist in running the full suite of front - end ASIC design tools (lint checking, CDC, DFT, synthesis, FV, STA, etc.) ... Summary:** Qualcomm mixed-signal IP design team is seeking talented senior ASIC digital designers to join our...experience in micro-architecture and RTL design - Proficiency with front - end ASIC design tools such… more
    Qualcomm (04/19/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Front End

    NVIDIA (Santa Clara, CA)
    …efficiency and support + Improve the speed, flexibility and extensibility of the GPU front end build flow + Keep the GPU Continuous Integration system at ... NVIDIA is seeking elite ASIC RTL/Verification ASIC engineers to develop the core Verification and RTL infrastructure of the world's leading GPUs. This position… more
    NVIDIA (04/30/25)
    - Save Job - Related Jobs - Block Source
  • Sr . SOC/ ASIC Timing Signoff…

    SpaceX (Irvine, CA)
    Sr . SOC/ ASIC Timing Signoff & Front - End Implementation Engineer (Silicon Engineering) Irvine, CA Apply SpaceX was founded under the belief that a future ... of enabling human life on Mars. SR . SOC/ ASIC TIMING SIGNOFF & FRONT - END ...as needed COMPENSATION & BENEFITS: Pay range: Synthesis and Front - End STA Engineer/ Senior : $160,000.00 -… more
    SpaceX (04/15/25)
    - Save Job - Related Jobs - Block Source
  • Senior Principal Digital Engineer (FPGA…

    Northrop Grumman (Baltimore, MD)
    …fields + Active DoD Top Secret Clearance or higher + Experience with industry standard ASIC front - end design tools for synthesis, LEC, CDC + Experience with ... for you to join our team as a Principal Digital Engineer/ Senior Principal Digital Engineer (FPGA and ASIC Design) based out of Linthicum, MD. **What You'll get… more
    Northrop Grumman (04/08/25)
    - Save Job - Related Jobs - Block Source
  • ASIC /FPGA Research Engineer - Digital…

    University of Southern California (Arlington, VA)
    …opening in Arlington, VA for anASIC/FPGA Research Engineer - Digital Design, to perform front - end digital design of advanced ASIC or FPGA-based prototypes ... ASIC /FPGA Research Engineer - Digital DesignApply (https://usc.wd5.myworkdayjobs.com/ExternalUSCCareers/job/Arlington-VA/ ASIC -FPGA-Research-Engineer… more
    University of Southern California (02/19/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Engineer, Senior

    Cisco (San Jose, CA)
    …identifying and resolving timing issues across all design levels. You will collaborate with Front - end and Back- end teams to understand chip architecture and ... networks. Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources offered by a...breadth of growth opportunities that working in a smaller ASIC team can provide. You will work with exceptional… more
    Cisco (02/20/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Verification…

    Cisco (San Jose, CA)
    …DV, DFT, physical design, and post-silicon validation The team comprises micro-architects, front - end designers, and verification engineers. Cisco is a system ... What You'll Do * You will participate in the ASIC design verification for Cisco high- end switching products. * Development of simulation models, test plans,… more
    Cisco (03/05/25)
    - Save Job - Related Jobs - Block Source
  • Senior Electrical Engineer (FPGA Design)

    L3Harris (Camden, NJ)
    …are a learning organization and have the capability to target all FPGA vendors and have ASIC front end capability, with mature design processes. This is a ... domains in the interest of national security. Job Title: Sr ASIC /FPGA VHDL Design Engineer Job Code:...Friday off Job Description: Reporting to the Manager, Engineering ( ASIC /FPGA), the Senior Member of Engineering Staff… more
    L3Harris (03/27/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Verification…

    NVIDIA (Santa Clara, CA)
    …be doing: + Improve the speed, flexibility, and extensibility of the High-Speed IO front end integration, build, and verification flows + Apply best in class ... NVIDIA is seeking outstanding Senior Design Verification Engineers with a specialty in...of relevant industry experience + Exposure to computer architecture, ASIC design, and verification methodology is required + Experience… more
    NVIDIA (03/27/25)
    - Save Job - Related Jobs - Block Source
  • Principal Custom ASIC Engineering Lead

    Broadcom (San Jose, CA)
    …already have a Candidate Account, please Sign-In before you apply.** **Job Description:** ** Senior Custom ASIC Engineering Lead** Are you a versatile, senior ... ASICs in almost all major segments of the Semiconductor industry, including AI. Our ASIC products division is looking for a senior engineer to guide Customer… more
    Broadcom (02/21/25)
    - Save Job - Related Jobs - Block Source
  • ASIC CAD Engineer

    Fortive Corporation (Beaverton, OR)
    …CAD Engineer to: + Develop, enhance, and maintain analog, mixed signal, and digital front and back- end flows. + Support electrical and multi-physics modeling and ... our team. The successful candidate will work with a Senior CAD Engineer to customize CAD/EDA software from vendors...to create, modify, and maintain an intuitive and automated ASIC design environment. In this role you will acquire… more
    Fortive Corporation (03/27/25)
    - Save Job - Related Jobs - Block Source
  • ASIC DFT Verification Technical Leader

    Cisco (San Jose, CA)
    senior DFT verification lead in San Jose, CA. You will work with Front - end RTL teams, backend physical design teams to understand chip architecture and drive ... high-quality DFT verification. What You'll Do: * Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the… more
    Cisco (04/18/25)
    - Save Job - Related Jobs - Block Source
  • Senior Hardware Engineer - Micro-Architect

    quadric.io, Inc (Burlingame, CA)
    …Ph.D. in Electrical or Computer Engineering with a minimum of five years of CPU/GPU/ ASIC front - end design + Proficiency in SystemC, SystemVerilog, or Verilog ... floor of a revolutionary new processor architecture. As a senior member of our chip design team, you will...+ Contribute to timing closure through full product cycle ( front end , back- end , tapeout) Requirements:… more
    quadric.io, Inc (03/11/25)
    - Save Job - Related Jobs - Block Source
  • Senior Manager - Phased Array Antenna…

    Amazon (Redmond, WA)
    …simulation tools (MATLAB, ADS), and lab test automation. - Experience collaborating with ASIC teams, including front - end interface and control development. - ... in phased array antennas, overseeing innovation at the intersection of RF, antenna, ASIC , and communication systems. This is a rare opportunity to shape and lead… more
    Amazon (04/12/25)
    - Save Job - Related Jobs - Block Source
  • Sr . Design Verification Manager, Annapurna…

    Amazon (Cupertino, CA)
    …level degree in computer science or electrical engineering - Hands on experience with front - end logic design Amazon is an equal opportunity employer and does not ... scale and rapid integration of emergent technologies. We're looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures, while… more
    Amazon (02/16/25)
    - Save Job - Related Jobs - Block Source
  • Sr . MMIC Design Engineer (Silicon…

    SpaceX (Redmond, WA)
    …compatibility in all aspects of implementation in the system + Simulate/model MMIC front end circuits (power amplifiers, low noise amplifiers, switches) at the ... Sr . MMIC Design Engineer (Silicon Engineering) Redmond, WA...Deep understanding of theory and MMIC design of RF front end blocks, from S-band to E-band… more
    SpaceX (04/15/25)
    - Save Job - Related Jobs - Block Source
  • Sr . RF Engineer (Silicon Engineering)

    SpaceX (Redmond, WA)
    …performance and capabilities of the Starlink network. RESPONSIBILITIES: + Simulate/model RF front - end systems, working with system architects, modem/DSP and ... Sr . RF Engineer (Silicon Engineering) Redmond, WA Apply...critical milestones COMPENSATION AND BENEFITS: Pay range: RF Software Engineer/ Senior : $160,000.00 - $220,000.00/per year Your actual level and… more
    SpaceX (04/17/25)
    - Save Job - Related Jobs - Block Source
  • Senior Manager, Engineering Manager

    L3Harris (Anaheim, CA)
    …industry. With customers' mission-critical needs always in mind, our employees deliver end -to- end technology solutions connecting the space, air, land, sea and ... cyber domains in the interest of national security. Job Title: Senior Manager, Engineering Manager Job Code: 22201 Job Location: Location: Anaheim, CA. Job Schedule:… more
    L3Harris (03/30/25)
    - Save Job - Related Jobs - Block Source
  • Senior Synthesis Flow Development Engineer

    NVIDIA (Santa Clara, CA)
    …diverse team creating NVIDIA's chip design methodology! We're responsible for the Front - End Design Implementation methodology for all of NVIDIA's semiconductor ... design implementation and analysis tools + Provide support for ASIC tools and flows + Assist chip design teams...experience; MS preferred + Be familiar with Verilog and ASIC design along with experience in commercial EDA tools… more
    NVIDIA (03/18/25)
    - Save Job - Related Jobs - Block Source
  • Senior Antenna Engineer, Kuiper Antennas…

    Amazon (Redmond, WA)
    …challenge assumptions. - Build and test active phased array prototypes and front - end circuits. - Influence and define system-level requirements in collaboration ... phased array antennas, drive innovation in RF, antenna, custom ASIC , and communication systems. This role offers a unique...hybrids, combiners - Experience with active RF circuits and front - end design - Experience in phased array… more
    Amazon (04/04/25)
    - Save Job - Related Jobs - Block Source