• Staff CPU RTL Designer

    Google (Mountain View, CA)
    …. + Contribute to CPU frontend designs, emphasizing on microarchitecture and RTL design for the next generation CPU . + Propose performance ... equivalent practical experience. + 3 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or… more
    Google (05/21/24)
    - Save Job - Related Jobs - Block Source
  • CAD - DV Design Engineer, Sr. Staff

    Qualcomm (Santa Clara, CA)
    …**General Summary:** As a CAD Engineer focusing on the methodology and support of RTL design verification, you will work with architecture, design , software ... Responsibilities + Work with chip leads to understand the design methodology and high level requirements in support of...develop and verify critical high performance and low power CPU designs. * Anticipates, identifies, and solves highly complex… more
    Qualcomm (05/25/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Staff Design Engineer (Low…

    Qualcomm (Santa Clara, CA)
    …APB. AXI is preferred + Experience in PCIE/USB peripherals is preferred + Experience in CPU sub system-based design is preferred + Experience in low power ... team you will be working on WiFi (802.11x) technology, SOC Design , Low Power micro-architecture, Power Intent/Implementation, power estimates and power reduction… more
    Qualcomm (05/17/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Staff Post Silicon CAD Engineer

    Qualcomm (Santa Clara, CA)
    …focusing on the post silicon methodology and support, you will work with RTL , architecture, design , DV, software, firmware and silicon verification users. ... external vendors to define, drive and incorporate the latest design solutions in the post silicon domain to improve...low level HW/SW interaction and debug + Experience with RTL & Gate Level Simulations + Experience with power… more
    Qualcomm (05/25/24)
    - Save Job - Related Jobs - Block Source
  • UVM/ SystemVerilog Design Verification…

    US Tech Solutions (Goleta, CA)
    …engineer with SystemVerilog, UVM, and functional coverage. + Knowledge of digital logic design , CPU /SOC architecture and microarchitecture + 2+ years of Python ... You will develop functional verification infrastructure to ensure functional correctness of a design as well as improve the throughput of the verification effort. +… more
    US Tech Solutions (06/08/24)
    - Save Job - Related Jobs - Block Source