• Engineer II - FPGA

    BAE Systems (Westminster, CO)
    …may be available based on position level and/or job specifics. ** Engineer II - FPGA Verification ** **99104BR** EEO Career Site Equal Opportunity ... UVM components, and regressions/testlists. + Be responsible for generating and executing the FPGA Verification Test Plan and FPGA Verification Matrix. +… more
    BAE Systems (02/21/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Emulation Verification Engineer

    SpaceX (Irvine, CA)
    Engineer /Level I: $120,000.00 - $145,000.00/per year SOC Emulation Verification Engineer /Level II : $140,000.00 - $170,000.00/per year Your ... ASIC Emulation Verification Engineer (Silicon Engineering) at SpaceX...bridges, virtual prototyping, hybrid methods + Experience with hardware emulation/ FPGA Platforms and tools (Veloce, Palladium, Zebu, and/or proFPGA,… more
    SpaceX (02/08/24)
    - Save Job - Related Jobs - Block Source
  • Design Verification Engineer

    SpaceX (Sunnyvale, CA)
    Verification Engineer /Level I: $130,000.00 - $155,000.00/per year Design Verification Engineer /Level II : $150,000.00 - $180,000.00/per year Your ... Design Verification Engineer (Silicon Engineering) at SpaceX...Starlink network. RESPONSIBILITIES: + Responsible for digital ASIC and/or FPGA verification at block and system level… more
    SpaceX (03/21/24)
    - Save Job - Related Jobs - Block Source
  • FPGA Electrical Engineer II

    RTX Corporation (Tucson, AZ)
    …are responsible for the architecture, design, and documentation of deliverable firmware and FPGA embedded processing at Raytheon. In this role you will develop ... FPGA designs for all major vendors and device families...time and budget . Create complete documentation including requirements, verification plan, and user's guides . May lead small… more
    RTX Corporation (04/12/24)
    - Save Job - Related Jobs - Block Source
  • FPGA /ASIC Design Engineer (Silicon…

    SpaceX (Redmond, WA)
    FPGA /ASIC Design Engineer /Level I: $120,000.00 - $145,000.00/per year FPGA /ASIC Design Engineer /Level II : $140,000.00 - $170,000.00/per year Your ... FPGA /ASIC Design Engineer (Silicon Engineering) at... + Participate in all phases of ASIC and/or FPGA design flow (eg synthesis, timing closure, verification more
    SpaceX (02/01/24)
    - Save Job - Related Jobs - Block Source
  • Sr. FPGA Engineer (Starshield)

    SpaceX (Hawthorne, CA)
    Sr. FPGA Engineer (Starshield) at SpaceX Hawthorne, CA SpaceX was founded under the belief that a future where humanity is out exploring the stars is ... possible, with the ultimate goal of enabling human life on Mars. SR. FPGA ENGINEER (STARSHIELD) Starshield leverages SpaceX's Starlink technology and launch… more
    SpaceX (02/08/24)
    - Save Job - Related Jobs - Block Source
  • Electrical Engineer II

    Universal Instruments Corporation (Charlotte, NC)
    Electrical Engineer II Universal Instruments is a global leader in the design and manufacture of advanced automation assembly equipment. Our solutions are used ... role in driving the future of technology! The Role + The Electrical Engineer for Hardware Development will design and develop various mixed signal motion controllers… more
    Universal Instruments Corporation (04/18/24)
    - Save Job - Related Jobs - Block Source
  • Electrical Engineer II

    Safran (Twinsburg, OH)
    Electrical Engineer II Company : Safran Electrical & Power Job field : Electronics & Automation Location : Twinsburg , Ohio , United States Contract type : ... Apply with one click Any questions ? **Job Description** The Electrical Engineer II position will be an enthusiastic, focused, team-oriented individual… more
    Safran (02/16/24)
    - Save Job - Related Jobs - Block Source
  • Electrical Engineer II

    TDA Research (Golden, CO)
    …solutions. TDA Research, Inc. is searching for a highly qualified Electrical Engineer II passionate about developing advanced technologies and translating them ... minimum a bachelor's degree in electrical engineering or computer science. The Electrical Engineer II will work under a Principal Investigator/Senior Engineer more
    TDA Research (03/31/24)
    - Save Job - Related Jobs - Block Source
  • C++ Software Engineer II

    Cadence Design Systems, Inc. (San Jose, CA)
    …with our customers. With Cadence(R) Protium (TM) prototyping platforms, design and verification teams can rapidly bring up a prototype and provide a pre-silicon ... the leader in hardware emulation-prototyping technologies and products. Cadence's FPGA -based prototyping system platform sets standards on the performance-utilization,… more
    Cadence Design Systems, Inc. (03/14/24)
    - Save Job - Related Jobs - Block Source
  • DSP Communication Systems Engineer

    SpaceX (Irvine, CA)
    Engineer /Level I: $120,000.00 - $145,000.00/per year DSP Communications Systems Engineer /Level II : $140,000.00 - $170,000.00/per year Your actual level and ... DSP Communication Systems Engineer (Starlink) at SpaceX Irvine, CA SpaceX was...broadband communication system + Work in close collaboration with ASIC/ FPGA , RF/antenna, and software engineers to design and validate… more
    SpaceX (02/08/24)
    - Save Job - Related Jobs - Block Source
  • Sr. ASIC Design Engineer , DDR IP (Silicon…

    SpaceX (Sunnyvale, CA)
    …as necessary to support critical milestones COMPENSATION & BENEFITS: Pay range: ASIC/ FPGA Design Engineer /Senior: $170,000.00 - $230,000.00/per year Your actual ... Sr. ASIC Design Engineer , DDR IP (Silicon Engineering) at SpaceX Sunnyvale,...test plans in close collaboration with architecture, package and verification engineers + Support silicon bring-up, performance, and power… more
    SpaceX (03/29/24)
    - Save Job - Related Jobs - Block Source
  • Senior Principal Digital Design Engineer

    Leonardo DRS, Inc. (Frederick, MD)
    …around the world. **Job Summary** **Job Responsibilities** + Involved in FPGA Design, System Simulation, Synthesis, Resource and Power Utilization analysis, Place ... and Route, Timing analysis, Verification , and Integration activities. Generate and execute constraint driven synthesis and timing closure techniques. + May also be… more
    Leonardo DRS, Inc. (04/05/24)
    - Save Job - Related Jobs - Block Source