• Senior CPU Design Engineer

    NVIDIA (Hillsboro, OR)
    We are looking for a Senior CPU Design Engineer ! NVIDIA is seeking best-in-class CPU Design Engineers to design the world's leading CPUs. This ... member of our design team, you will be responsible for the micro-architecture, design and implementation of high-performance, low power CPU s . You will work… more
    NVIDIA (09/16/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer - Clocks…

    NVIDIA (Santa Clara, CA)
    …interpersonal skills and ability to collaborate with multiple teams. + Experience in RTL design (Verilog), verification and logic synthesis. + Strong coding ... CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the...closure to innovate and implement new Clocking topologies in RTL . + Collaborate with Physical design and… more
    NVIDIA (10/28/25)
    - Save Job - Related Jobs - Block Source
  • Senior Engineer , Front End Computer Aided…

    Microsoft Corporation (Hillsboro, OR)
    …converged solutions, automation, and quality assurance checks across front-end areas like RTL & VIP Design , Design Verification, Validation, DFT, ... Emulation, Design Synthesis, RTL Power Anaysis, PD Handoff and SoC integration. This...+ 10+ years of relevant experience. + Expertise in CPU /SoC design principles. + For Front-End Handoff… more
    Microsoft Corporation (10/31/25)
    - Save Job - Related Jobs - Block Source
  • Senior Logic Design Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a Logic Design Engineer with Physical Design background! As a member of our CPU Logic Design Team, you will be responsible for ... the design of CPU on-chip interconnect network and last-level caches , working...is required as is a deep understanding of ASIC design flow including RTL design ,… more
    NVIDIA (09/10/25)
    - Save Job - Related Jobs - Block Source
  • Senior Digital Design Engineer

    BrainChip, Inc. (Laguna Hills, CA)
    BrainChip is seeking a Senior Digital Design Engineer to join a team working on cutting-edge and novel AI hardware. The primary job function is to work with team ... part of our Hardware Development group. The Sr. Digital Design Engineer needs to be able to...gather the relevant information, and develop a solution. Use RTL language to design the digital functional… more
    BrainChip, Inc. (09/11/25)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    Amazon (Sunnyvale, CA)
    …that is powering the latest generation of Echo devices is looking for a Senior Design Verification Engineer to continue to innovate on behalf of our customers. ... HW and SW developers and can quickly resolve blocking issues. Key job responsibilities Design Verification of Subsystems such as CPU , NPU, and SOC. Drive… more
    Amazon (09/04/25)
    - Save Job - Related Jobs - Block Source
  • Sr. ASIC Design Engineer (Silicon…

    SpaceX (Irvine, CA)
    Sr. ASIC Design Engineer (Silicon Engineering) Irvine, CA Apply SpaceX was founded under the belief that a future where humanity is out exploring the stars is ... goal of enabling human life on Mars. SR. ASIC DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're...+ ASIC/SoC system integration experience + Experience with multicore CPU subsystem design + Experience with standard… more
    SpaceX (08/22/25)
    - Save Job - Related Jobs - Block Source
  • Sr. ASIC Design Engineer

    Amazon (Austin, TX)
    … quality and making the right trade-offs. Key job responsibilities As an ASIC Design Engineer , you will: * Develop and implement high-performance, area and ... power-efficient RTL designs to meet project specifications and targets *...and Be Curious" mindset - Have familiarity with accelerator design , interconnects, DMAs, Memory sub-systems, CPU cores,… more
    Amazon (09/13/25)
    - Save Job - Related Jobs - Block Source
  • Senior Design Engineer

    Microsoft Corporation (Mountain View, CA)
    …engineers to help achieve that mission. We are looking for a **Senior** ** Design Engineer ** to work in the dynamic Microsoft Artificial Intelligence System ... working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level ( RTL ) design , synthesis/Lint/CDC/FEV and System on Chip (SOC)… more
    Microsoft Corporation (10/31/25)
    - Save Job - Related Jobs - Block Source
  • Senior SoC Design Engineer

    NVIDIA (Santa Clara, CA)
    …you can make a lasting impact on the world. Join NVIDIA as a Senior SoC Design Engineer developing innovative SoC solutions. What you'll be doing: + Work in ... experience). + 10+ years of relevant work experience in RTL development passionate about CPU , GPU, and...fabric, memory, and attached devices. + Strong background in RTL design developing high-speed digital blocks. +… more
    NVIDIA (10/14/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Sunnyvale, CA)
    …learning, video transcoding and network acceleration. **Required Skills:** ASIC Engineer , Design Responsibilities: 1. Architecture exploration 2. ... for complex control and data path IPs OR Experience in SoC Micro-architecture, Design and Integration 7. RTL development using Verilog, System Verilog and… more
    Meta (10/30/25)
    - Save Job - Related Jobs - Block Source
  • SystemVerilog/UVM Design Verification Test…

    US Tech Solutions (Goleta, CA)
    …**Job Description:** + We are seeking a highly skilled and meticulous SystemVerilog/UVM Design Verification Test Engineer to play a crucial role in validating ... results, track coverage metrics, and debug failures down to the register-transfer level ( RTL ) using waveform viewers and logic analyzers. + Collaborate closely with … more
    US Tech Solutions (10/14/25)
    - Save Job - Related Jobs - Block Source
  • Formal Verification Engineer - New College…

    NVIDIA (Santa Clara, CA)
    As a Formal Verification Engineer at NVIDIA, you will work in the formal verification team for the industry's leading chips. We are looking for outstanding ... candidates with knowledge of formal methods. The engineer will own the task of formal verification... will own the task of formal verification of RTL units for next generation chip designs. This will… more
    NVIDIA (11/05/25)
    - Save Job - Related Jobs - Block Source
  • Senior Reset and Boot ASIC Engineer

    NVIDIA (Santa Clara, CA)
    …In-silicon measurement, Reset and Boot controllers. + You will be responsible for the RTL design , logic synthesis, and timing analysis of several modules. + ... is looking for a Senior Reset and Boot ASIC Engineer to join our System ASIC team! NVIDIA has...like Reset or Chip Boot + Solid frontend ASIC design skills, including RTL design ,… more
    NVIDIA (09/30/25)
    - Save Job - Related Jobs - Block Source
  • Senior Formal Verification Engineer

    NVIDIA (Santa Clara, CA)
    NVIDIA is looking for Formal Verification Engineer to help verify the design and implementation of industry's leading CPUs and other High Performance Computing ... Solutions. As a Formal Verification Engineer , you will play a key role in ensuring...formal verification tools, define the verification scope, and ensure design correctness. You will employ advanced formal techniques to… more
    NVIDIA (10/16/25)
    - Save Job - Related Jobs - Block Source
  • Senior Formal Verification Engineer

    NVIDIA (Santa Clara, CA)
    Nvidia's Central Formal Verification Team is seeking a highly motivated FV Engineer with a background in AI to help in the development and integration of AI ... and flows. + Articulate formal verification coverage of the design to partners. + Lead with purpose and maintain...+ 5+ years of formal verification of GPU / CPU designs. + Solid understanding of GPU/ CPU more
    NVIDIA (09/09/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Networking Architecture…

    Meta (Menlo Park, CA)
    …with cross-functional teams working on data center networking architecture, network system design , micro-architecture, RTL design , Design Verification, ... **Summary:** As a Networking ASIC Engineer on the Infrastructure Silicon team at Meta,...Support networking model development, performance analysis, and correlation with design implementation 5. Work with software and firmware teams… more
    Meta (10/20/25)
    - Save Job - Related Jobs - Block Source
  • Senior Systems Prototyping Engineer

    NVIDIA (Santa Clara, CA)
    …in Santa Clara, CA. What you'll be doing: + Build FPGA prototypes by making RTL FPGA-friendly, partitioning the design and taking it through synthesis and place ... timing and generate bit streams. + Bring up the design on FPGA prototyping platforms and indulge in problem...standard protocols like PCIe, CXL, NVLINK, USB, CHI and CPU -GPU Coherency + Good debugging and problem-solving skills. +… more
    NVIDIA (09/17/25)
    - Save Job - Related Jobs - Block Source
  • Senior Hardware Engineer - Micro-Architect

    quadric.io, Inc (Burlingame, CA)
    …Ph.D. in Electrical or Computer Engineering with a minimum of five years of CPU /GPU/ASIC front-end design + Proficiency in SystemC, SystemVerilog, or Verilog + ... processor architecture. As a senior member of our chip design team, you will contribute to all stages of...by understanding its applications + Own microarchitecture definition & RTL implementation of the processor in SystemC or SystemVerilog… more
    quadric.io, Inc (09/08/25)
    - Save Job - Related Jobs - Block Source