• Senior Rtl / FPGA

    Medtronic (Lafayette, CO)
    …PL as appropriate. Responsibilities may include the following and other duties may be assigned. Design FPGA RTL systems and close timing for advanced medical ... equipment Design and package RTL IP for usage...for usage across multiple products and platforms Debug prototype FPGA designs in hardware and in simulation Collect and… more
    Medtronic (08/21/25)
    - Save Job - Related Jobs - Block Source
  • Principal FPGA / Rtl Design

    Silvus Technologies (Irvine, CA)
    …THE OPPORTUNITY Silvus is seeking a full-time Principal FPGA / RTL Design Engineer who will report to the Senior Engineering Director for Irvine and work ... exciting projects aimed at addressing challenging real-world communication needs. The Principal FPGA / RTL Design Engineer position will be based at Silvus'… more
    Silvus Technologies (07/04/25)
    - Save Job - Related Jobs - Block Source
  • Senior FPGA Design Engineer

    Silvus Technologies (Irvine, CA)
    …pathway to a fulfilling career. THE OPPORTUNITY Silvus is seeking a full-time **_Senior FPGA Design Engineer_** reporting to the _Director of FPGA ... research and development process from concept to field deployment. FPGA Design Engineers are responsible for the...RTL coding, simulation, and test bench development. + FPGA synthesis and timing closure. + Hardware verification and… more
    Silvus Technologies (08/18/25)
    - Save Job - Related Jobs - Block Source
  • Senior Firmware ( FPGA ) Engineer

    L3Harris (Northampton, MA)
    …system requirements + Develop detailed FPGA architecture for implementation + Implement design in RTL (VHDL) and perform module level simulations + Perform ... of other, more junior FPGA Engineers onsite + Mature and improve the FPGA design and formal release process Qualifications: + Bachelor's Degree in Electrical… more
    L3Harris (08/16/25)
    - Save Job - Related Jobs - Block Source
  • Senior Electrical Engineer - ASIC/…

    RTX Corporation (Cedar Rapids, IA)
    …Will Do:** + Requirements capture, ASIC / FPGA digital architecture and design using RTL , timing closure, verification, and system integration + Recommend ... for a security clearance **Security Clearance:** DoD Clearance: Secret ** Senior Electrical Engineer** **- ASIC/ FPGA (Onsite)** This...practices for continuous improvement in the group's ASIC / FPGA design flow + Contribute to engineering… more
    RTX Corporation (07/25/25)
    - Save Job - Related Jobs - Block Source
  • Senior FPGA Prototyping Engineer…

    NVIDIA (Santa Clara, CA)
    …Santa Clara, CA. What you'll be doing: + Build FPGA prototypes by making RTL FPGA -friendly, partitioning the design and taking it through synthesis and ... prototyping platforms. We are now looking for a Senior FPGA Prototyping Engineer to join our...timing and generate bit streams. + Bring up the design on FPGA prototyping platforms and indulge… more
    NVIDIA (09/09/25)
    - Save Job - Related Jobs - Block Source
  • ASIC/ FPGA Design Engineer (SMES)

    L3Harris (Camden, NJ)
    …land, sea and cyber domains in the interest of national security. Job Title: ASIC/ FPGA Design Engineer (SMES) Job Code: 26283 Job Location: Camden, NJ Schedule: ... 15,000 . Job Description: Reporting to the Manager, Engineering (ASIC/ FPGA ), the Senior Member of Engineering Staff...Engineering Staff (SMES) will be part of the key ASIC/ FPGA design team, responsible for the delivery… more
    L3Harris (07/23/25)
    - Save Job - Related Jobs - Block Source
  • Principal/Sr. Principal Digital Engineer…

    Northrop Grumman (Beavercreek, OH)
    …The ideal candidate will have experience with: + RTL modeling and simulation + Full FPGA design flow + FPGA integration into custom hardware + FPGA ... products and systems. The selected individual will work on FPGA design across the full product life...OH!** _This position can be filled as a Principal FPGA Digital Engineer or Senior Principal … more
    Northrop Grumman (08/31/25)
    - Save Job - Related Jobs - Block Source
  • Senior Principal FPGA Engineer…

    RTX Corporation (Aguadilla, PR)
    …Clearance:** None/Not Required Collins Aerospace has an exciting opportunity for a senior experienced ** FPGA Verification Engineer** . In this role you ... coverage tracking + Testbench development for the verification of RTL blocks using VHDL or SystemVerilog + Recommend new...FPGA lab validation with advanced lab equipment + Design for Test (DFT) and manufacturability issues + Experience… more
    RTX Corporation (09/03/25)
    - Save Job - Related Jobs - Block Source
  • Senior FPGA /ASIC Engineer (Onsite)

    RTX Corporation (Cedar Rapids, IA)
    …capture, decomposition, and traceability. + ASIC/ FPGA /SoPC digital architecture development and design . + Develop RTL design code and simulation in ... tools and practices for continuous improvement in the group's ASIC/ FPGA design flow. + Provide guidance or...and minimum 3 years of experience. + Experience writing RTL and testbenches using VHDL, Verilog, or SystemVerilog. +… more
    RTX Corporation (08/01/25)
    - Save Job - Related Jobs - Block Source
  • Sr. FPGA Engineer (Starshield)

    SpaceX (Hawthorne, CA)
    …Experience working with complex digital designs + Experience in different stages of FPGA development: RTL design , verification, synthesis, timing analysis, ... for versatile, driven, and collaborative engineers. As an Sr. FPGA engineer on the satellite digital design ...+ Implement logic designs and signals processing algorithms in RTL + Integrate designs onto FPGA /SoC platforms… more
    SpaceX (08/22/25)
    - Save Job - Related Jobs - Block Source
  • DSP or Serdes RTL Sr Principal Digital…

    Cadence Design Systems, Inc. (San Jose, CA)
    …but is not limited to: + Digital microarchitecture definition and documentation + RTL logic design , debug and functional verification + Strong background in ... and developing flows at all phases of the digital design and functional verification. It is further expected that...the San Jose office. A Cadence satellite office (if senior with extensive SerDes exp.) will be considered. Position… more
    Cadence Design Systems, Inc. (07/18/25)
    - Save Job - Related Jobs - Block Source
  • ASIC/ FPGA Research Engineer - Digital…

    University of Southern California (Arlington, VA)
    …- Digital DesignApply (https://usc.wd5.myworkdayjobs.com/ExternalUSCCareers/job/Arlington-VA/ASIC- FPGA -Research-Engineer Digital- Design \_REQ20157019/apply) ... CS&T Division has an opening in Arlington, VA for anASIC/ FPGA Research Engineer - Digital Design , to...on a cutting-edge team to develop novel computer architectures, RTL models, and systems-on-chip, and will demonstrate system prototypes.… more
    University of Southern California (08/19/25)
    - Save Job - Related Jobs - Block Source
  • FPGA Verification Engineer

    Butler America (Cedar Rapids, IA)
    …Analog Video, LVDS, etc.) ( Senior Level) Desired Skills: * Familiar with RTL coding in VHDL * Experience using FPGA simulation tools Butler America ... and report project costs and schedules (Principal/Staff level) Desired Skills: * Familiar with RTL coding in VHDL * Experience using FPGA simulation tools *… more
    Butler America (08/02/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer…

    Arrow Electronics (San Jose, CA)
    …Doing:** + Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA ... our prototyping methodology. + **Option to engage in block-level RTL design or block or top-level IP...or a related discipline. + A comprehensive understanding of ** FPGA design ** , with proven expertise in… more
    Arrow Electronics (09/10/25)
    - Save Job - Related Jobs - Block Source
  • Senior Digital Design Engineer

    BrainChip, Inc. (Laguna Hills, CA)
    BrainChip is seeking a Senior Digital Design Engineer to join a team working on cutting-edge and novel AI hardware. The primary job function is to work with team ... gather the relevant information, and develop a solution. Use RTL language to design the digital functional...tools to check the functionalities of the designs in RTL and gate level. Collaborate with other… more
    BrainChip, Inc. (09/11/25)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer,…

    Amazon (Sunnyvale, CA)
    …Edge that is powering the latest generation of Echo devices is looking for a Senior Design Verification Engineer to continue to innovate on behalf of our ... and the full chip. You will participate in the design verification and bring-up of the chip and subsystems...in the lab bring-up of these blocks either in FPGA , emulation, or silicon by potentially writing test scripts,… more
    Amazon (09/04/25)
    - Save Job - Related Jobs - Block Source
  • Senior Hardware Systems Design

    NVIDIA (Austin, TX)
    …approaches to deliver bug-free board and system designs. + Board and system level RTL design . + Simulation and emulation of model development for board level ... role, you will bring to bear your knowledge of RTL verification and system design to develop...layout and timing checks. + Collaborate with architecture, ASIC, FPGA , mixed signal, software and system design more
    NVIDIA (06/27/25)
    - Save Job - Related Jobs - Block Source
  • Staff Lead Design Verification Engineer

    Northrop Grumman (Annapolis Junction, MD)
    …Languages: (Verilog, VHDL, SystemVerilog) + Extensive knowledge of: (comprehensive RTL design methodologies, Behavioral simulation techniques, Code coverage ... continuous learning is encouraged, all within a culture of design . We are seeking an exceptional Senior ...Senior Functional Verification Engineer specializing in ASIC and FPGA technologies. The ideal candidate will play a critical… more
    Northrop Grumman (07/18/25)
    - Save Job - Related Jobs - Block Source
  • Principal Digital Verification Engineer/…

    Northrop Grumman (Linthicum Heights, MD)
    …in Mission Systems that encompasses Digital Verification Engineering to support ASIC and FPGA product development. + Work closely with design and verification ... UVM + Experience developing testplans, participating in reviews, test development and RTL debug ** Senior Principal Engineer Basic Qualifications:** + Bachelor's… more
    Northrop Grumman (09/18/25)
    - Save Job - Related Jobs - Block Source